[coreboot-gerrit] New patch to review for coreboot: google/reef: Add GPIO changes to assert SLP_S0/Reset signal
Venkateswarlu V Vinjamuri (venkateswarlu.v.vinjamuri@intel.com)
gerrit at coreboot.org
Tue Aug 2 19:47:17 CEST 2016
Venkateswarlu V Vinjamuri (venkateswarlu.v.vinjamuri at intel.com) just uploaded a new patch set to gerrit, which you can find at https://review.coreboot.org/16031
-gerrit
commit 25d31643268bfa59d703c800feae9a0982f21954
Author: Shankar, Vaibhav <vaibhav.shankar at intel.com>
Date: Tue Aug 2 10:04:17 2016 -0700
google/reef: Add GPIO changes to assert SLP_S0/Reset signal
PMIC/PMU: Set the iosstates for PMIC to assert the reset
signal, PMU to assert SLP_S0 signal.
Change-Id: If5a6a1cb8f065a8c3a6a19d9441a21d60b39e579
Signed-off-by: Venkateswarlu Vinjamuri <venkateswarlu.v.vinjamuri at intel.com>
Signed-off-by: Shankar, Vaibhav <vaibhav.shankar at intel.com>
---
src/mainboard/google/reef/gpio.h | 4 ++--
1 file changed, 2 insertions(+), 2 deletions(-)
diff --git a/src/mainboard/google/reef/gpio.h b/src/mainboard/google/reef/gpio.h
index 88f5cdc..d2f1c51 100644
--- a/src/mainboard/google/reef/gpio.h
+++ b/src/mainboard/google/reef/gpio.h
@@ -152,7 +152,7 @@ static const struct pad_config gpio_table[] = {
PAD_CFG_NF(PMU_PLTRST_B, NONE, DEEP, NF1), /* PMU_PLTRST_N */
PAD_CFG_NF(PMU_PWRBTN_B, UP_20K, DEEP, NF1), /* PMU_PWRBTN_N */
PAD_CFG_NF(PMU_RESETBUTTON_B, NONE, DEEP, NF1), /* PMU_RSTBTN_N */
- PAD_CFG_NF(PMU_SLP_S0_B, NONE, DEEP, NF1), /* PMU_SLP_S0_N */
+ PAD_CFG_NF_IOSSTATE(PMU_SLP_S0_B, NONE, DEEP, NF1, IGNORE), /* PMU_SLP_S0_N */
PAD_CFG_NF(PMU_SLP_S3_B, NONE, DEEP, NF1), /* PMU_SLP_S3_N */
PAD_CFG_NF(PMU_SLP_S4_B, NONE, DEEP, NF1), /* PMU_SLP_S4_N */
PAD_CFG_NF(PMU_SUSCLK, NONE, DEEP, NF1), /* PMU_SUSCLK */
@@ -200,7 +200,7 @@ static const struct pad_config gpio_table[] = {
PAD_CFG_GPI(PMC_SPI_CLK, UP_20K, DEEP),
/* PMIC Signals Unused signals related to an old PMIC interface */
- PAD_CFG_GPI(PMIC_RESET_B, NONE, DEEP), /* unused external pull */
+ PAD_CFG_NF_IOSSTATE(PMIC_RESET_B, NATIVE, DEEP, NF1, IGNORE), /* PMIC_RESET_B */
PAD_CFG_GPI(GPIO_213, NONE, DEEP), /* unused external pull */
PAD_CFG_GPI(GPIO_214, UP_20K, DEEP), /* unused */
PAD_CFG_GPI(GPIO_215, UP_20K, DEEP), /* unused */
More information about the coreboot-gerrit
mailing list