[coreboot-gerrit] Patch set updated for coreboot: soc/intel/apollolake: Fix northbridge _CRS

Lijian Zhao (lijian.zhao@intel.com) gerrit at coreboot.org
Thu Apr 14 21:33:23 CEST 2016


Lijian Zhao (lijian.zhao at intel.com) just uploaded a new patch set to gerrit, which you can find at https://review.coreboot.org/14288

-gerrit

commit b371e3aa8ab57a21df6c9949d9abc21aed45c87d
Author: Zhao, Lijian <lijian.zhao at intel.com>
Date:   Thu Apr 7 15:50:03 2016 -0700

    soc/intel/apollolake: Fix northbridge _CRS
    
    Fix build break on current _CRS method with correct scope.
    
    Change-Id: I75ba8abc547ec69be0a0950e23a7c31b447af31e
    Signed-off-by: Zhao, Lijian <lijian.zhao at intel.com>
---
 src/soc/intel/apollolake/acpi/northbridge.asl | 16 ++++++++--------
 1 file changed, 8 insertions(+), 8 deletions(-)

diff --git a/src/soc/intel/apollolake/acpi/northbridge.asl b/src/soc/intel/apollolake/acpi/northbridge.asl
index a843b37..58ad451 100644
--- a/src/soc/intel/apollolake/acpi/northbridge.asl
+++ b/src/soc/intel/apollolake/acpi/northbridge.asl
@@ -93,9 +93,9 @@ Method (_CRS, 0, Serialized)
 	CreateDwordField (MCRS, ^PM01._LEN, PLEN)
 
 	/* Read C-Unit PCI CFG Reg. 0xBC for TOLUD (shadow from B-Unit) */
-	And(^MCHC.TLUD, 0xFFF00000, PMIN)
+	And(^TLUD, 0xFFF00000, PMIN)
 	/* Read MMCONF base */
-	And(^MCHC.MCNF, 0xF0000000, PMAX)
+	And(^MCNF, 0xF0000000, PMAX)
 
 	/* Calculate PCI MMIO Length */
 	Add(Subtract(PMAX, PMIN), 1, PLEN)
@@ -106,10 +106,10 @@ Method (_CRS, 0, Serialized)
 	CreateDwordField(MCRS, ^STOM._LEN, GLEN)
 
 	/* Read BGSM */
-	And(^MCHC.BGSM, 0xFFF00000, GMIN)
+	And(^BGSM, 0xFFF00000, GMIN)
 
 	/* Read TOLUD */
-	And(^MCHC.TLUD, 0xFFF00000, GMAX)
+	And(^TLUD, 0xFFF00000, GMAX)
 	Decrement(GMAX)
 	Add(Subtract(GMAX, GMIN), 1, GLEN)
 
@@ -118,9 +118,9 @@ Method (_CRS, 0, Serialized)
 	CreateQwordField (MCRS, ^PM02._MAX, MMAX)
 	CreateQwordField (MCRS, ^PM02._LEN, MLEN)
 
-	Store (^MCHC.TUUD, Local0)
-
-	If (LLessEqual (Local0, 0x1000000000)) {
+	Store (^TUUD, Local0)
+	If (LLessEqual (Local0, 0x1000000000))
+        {
 		Store (0, MMIN)
 		Store (0, MLEN)
 	}
@@ -128,4 +128,4 @@ Method (_CRS, 0, Serialized)
 
 	Return (MCRS)
 }
-}
\ No newline at end of file
+}



More information about the coreboot-gerrit mailing list