[coreboot-gerrit] Patch set updated for coreboot: mb/asus/kgpe-d16|kcma-d8: Enable early MCE reporting
Timothy Pearson (tpearson@raptorengineeringinc.com)
gerrit at coreboot.org
Thu Apr 7 09:06:00 CEST 2016
Timothy Pearson (tpearson at raptorengineeringinc.com) just uploaded a new patch set to gerrit, which you can find at https://review.coreboot.org/14266
-gerrit
commit d776ea609cd8e3523453c8a6e3ebba97c8672f60
Author: Timothy Pearson <tpearson at raptorengineeringinc.com>
Date: Wed Apr 6 13:27:04 2016 -0500
mb/asus/kgpe-d16|kcma-d8: Enable early MCE reporting
Change-Id: I55e68c1dba2b5f1d086179af9b3bc30c5e471f6c
Signed-off-by: Timothy Pearson <tpearson at raptorengineeringinc.com>
---
src/mainboard/asus/kcma-d8/romstage.c | 6 ++++++
src/mainboard/asus/kgpe-d16/romstage.c | 6 ++++++
2 files changed, 12 insertions(+)
diff --git a/src/mainboard/asus/kcma-d8/romstage.c b/src/mainboard/asus/kcma-d8/romstage.c
index 4552b1c..c217ff3 100644
--- a/src/mainboard/asus/kcma-d8/romstage.c
+++ b/src/mainboard/asus/kcma-d8/romstage.c
@@ -324,6 +324,7 @@ void cache_as_ram_main(unsigned long bist, unsigned long cpu_init_detectedx)
uint32_t bsp_apicid = 0, val;
uint8_t byte;
+ uint8_t power_on_reset = 0;
msr_t msr;
int s3resume = acpi_is_wakeup_s3();
@@ -388,6 +389,10 @@ void cache_as_ram_main(unsigned long bist, unsigned long cpu_init_detectedx)
/* Setup sysinfo defaults */
set_sysinfo_in_ram(0);
+ if (!sb7xx_51xx_decode_last_reset())
+ power_on_reset = 1;
+
+ initialize_mca(1, power_on_reset);
update_microcode(val);
post_code(0x33);
@@ -404,6 +409,7 @@ void cache_as_ram_main(unsigned long bist, unsigned long cpu_init_detectedx)
/* Setup any mainboard PCI settings etc. */
setup_mb_resource_map();
+ initialize_mca(0, power_on_reset);
post_code(0x36);
/* Wait for all the APs core0 started by finalize_node_setup. */
diff --git a/src/mainboard/asus/kgpe-d16/romstage.c b/src/mainboard/asus/kgpe-d16/romstage.c
index 1904bc2..e6bd91c 100644
--- a/src/mainboard/asus/kgpe-d16/romstage.c
+++ b/src/mainboard/asus/kgpe-d16/romstage.c
@@ -365,6 +365,7 @@ void cache_as_ram_main(unsigned long bist, unsigned long cpu_init_detectedx)
uint32_t bsp_apicid = 0, val;
uint8_t byte;
+ uint8_t power_on_reset = 0;
msr_t msr;
int s3resume = acpi_is_wakeup_s3();
@@ -429,6 +430,10 @@ void cache_as_ram_main(unsigned long bist, unsigned long cpu_init_detectedx)
/* Setup sysinfo defaults */
set_sysinfo_in_ram(0);
+ if (!sb7xx_51xx_decode_last_reset())
+ power_on_reset = 1;
+
+ initialize_mca(1, power_on_reset);
update_microcode(val);
post_code(0x33);
@@ -445,6 +450,7 @@ void cache_as_ram_main(unsigned long bist, unsigned long cpu_init_detectedx)
/* Setup any mainboard PCI settings etc. */
setup_mb_resource_map();
+ initialize_mca(0, power_on_reset);
post_code(0x36);
/* Wait for all the APs core0 started by finalize_node_setup. */
More information about the coreboot-gerrit
mailing list