[coreboot-gerrit] New patch to review for coreboot: Drop SuperIO fintek/f71872
Stefan Reinauer (stefan.reinauer@coreboot.org)
gerrit at coreboot.org
Thu Oct 29 02:18:32 CET 2015
Stefan Reinauer (stefan.reinauer at coreboot.org) just uploaded a new patch set to gerrit, which you can find at http://review.coreboot.org/12246
-gerrit
commit 586de764fc1a4b1e7bd78fb2f30817d2b1d151fc
Author: Stefan Reinauer <stefan.reinauer at coreboot.org>
Date: Wed Oct 28 18:16:15 2015 -0700
Drop SuperIO fintek/f71872
All boards using this SuperIO have been removed from the tree
already.
Change-Id: I7eff17d5fe77322abf9c140231df0e54ca05c7e8
Signed-off-by: Stefan Reinauer <stefan.reinauer at coreboot.org>
---
src/superio/fintek/Kconfig | 4 --
src/superio/fintek/Makefile.inc | 1 -
src/superio/fintek/f71872/Makefile.inc | 21 ----------
src/superio/fintek/f71872/f71872.h | 35 ----------------
src/superio/fintek/f71872/superio.c | 74 ----------------------------------
5 files changed, 135 deletions(-)
diff --git a/src/superio/fintek/Kconfig b/src/superio/fintek/Kconfig
index 2662a85..f5f7318 100644
--- a/src/superio/fintek/Kconfig
+++ b/src/superio/fintek/Kconfig
@@ -39,10 +39,6 @@ config SUPERIO_FINTEK_F71869AD
bool
select SUPERIO_FINTEK_COMMON_ROMSTAGE
-config SUPERIO_FINTEK_F71872
- bool
- select SUPERIO_FINTEK_COMMON_ROMSTAGE
-
config SUPERIO_FINTEK_F71889
bool
select SUPERIO_FINTEK_COMMON_ROMSTAGE
diff --git a/src/superio/fintek/Makefile.inc b/src/superio/fintek/Makefile.inc
index 40abb8a..8115f4f 100644
--- a/src/superio/fintek/Makefile.inc
+++ b/src/superio/fintek/Makefile.inc
@@ -24,7 +24,6 @@ subdirs-y += f71805f
subdirs-y += f71859
subdirs-y += f71863fg
subdirs-y += f71869ad
-subdirs-y += f71872
subdirs-y += f71889
subdirs-y += f81216h
subdirs-y += f81865f
diff --git a/src/superio/fintek/f71872/Makefile.inc b/src/superio/fintek/f71872/Makefile.inc
deleted file mode 100644
index e243833..0000000
--- a/src/superio/fintek/f71872/Makefile.inc
+++ /dev/null
@@ -1,21 +0,0 @@
-##
-## This file is part of the coreboot project.
-##
-## Copyright (C) 2008 Corey Osgood <corey.osgood at gmail.com>
-##
-## This program is free software; you can redistribute it and/or modify
-## it under the terms of the GNU General Public License as published by
-## the Free Software Foundation; either version 2 of the License, or
-## (at your option) any later version.
-##
-## This program is distributed in the hope that it will be useful,
-## but WITHOUT ANY WARRANTY; without even the implied warranty of
-## MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
-## GNU General Public License for more details.
-##
-## You should have received a copy of the GNU General Public License
-## along with this program; if not, write to the Free Software
-## Foundation, Inc.
-##
-
-ramstage-$(CONFIG_SUPERIO_FINTEK_F71872) += superio.c
diff --git a/src/superio/fintek/f71872/f71872.h b/src/superio/fintek/f71872/f71872.h
deleted file mode 100644
index 97a6417..0000000
--- a/src/superio/fintek/f71872/f71872.h
+++ /dev/null
@@ -1,35 +0,0 @@
-/*
- * This file is part of the coreboot project.
- *
- * Copyright (C) 2007 Corey Osgood <corey at slightlyhackish.com>
- *
- * This program is free software; you can redistribute it and/or modify
- * it under the terms of the GNU General Public License as published by
- * the Free Software Foundation; either version 2 of the License, or
- * (at your option) any later version.
- *
- * This program is distributed in the hope that it will be useful,
- * but WITHOUT ANY WARRANTY; without even the implied warranty of
- * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
- * GNU General Public License for more details.
- *
- * You should have received a copy of the GNU General Public License
- * along with this program; if not, write to the Free Software
- * Foundation, Inc.
- */
-
-#ifndef SUPERIO_FINTEK_F71872_H
-#define SUPERIO_FINTEK_F71872_H
-
-/* Logical Device Numbers (LDN). */
-#define F71872_FDC 0x00 /* Floppy */
-#define F71872_SP1 0x01 /* UART1 */
-#define F71872_SP2 0x02 /* UART2 */
-#define F71872_PP 0x03 /* Parallel Port */
-#define F71872_HWM 0x04 /* Hardware Monitor */
-#define F71872_KBC 0x05 /* Keyboard/Mouse */
-#define F71872_GPIO 0x06 /* GPIO */
-#define F71872_VID 0x07 /* VID */
-#define F71872_PM 0x0a /* ACPI/PME */
-
-#endif /* SUPERIO_FINTEK_F71872_H */
diff --git a/src/superio/fintek/f71872/superio.c b/src/superio/fintek/f71872/superio.c
deleted file mode 100644
index c251675..0000000
--- a/src/superio/fintek/f71872/superio.c
+++ /dev/null
@@ -1,74 +0,0 @@
-/*
- * This file is part of the coreboot project.
- *
- * Copyright (C) 2008 Corey Osgood <corey.osgood at gmail.com>
- *
- * This program is free software; you can redistribute it and/or modify
- * it under the terms of the GNU General Public License as published by
- * the Free Software Foundation; either version 2 of the License, or
- * (at your option) any later version.
- *
- * This program is distributed in the hope that it will be useful,
- * but WITHOUT ANY WARRANTY; without even the implied warranty of
- * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
- * GNU General Public License for more details.
- *
- * You should have received a copy of the GNU General Public License
- * along with this program; if not, write to the Free Software
- * Foundation, Inc.
- */
-
-#include <arch/io.h>
-#include <device/device.h>
-#include <device/pnp.h>
-#include <superio/conf_mode.h>
-#include <console/console.h>
-#include <stdlib.h>
-#include <pc80/keyboard.h>
-#include "f71872.h"
-
-static void f71872_init(struct device *dev)
-{
-
- if (!dev->enabled)
- return;
-
- switch(dev->path.pnp.device) {
- /* TODO: Might potentially need code for HWM or FDC etc. */
- case F71872_KBC:
- pc_keyboard_init();
- break;
- }
-}
-
-static struct device_operations ops = {
- .read_resources = pnp_read_resources,
- .set_resources = pnp_set_resources,
- .enable_resources = pnp_enable_resources,
- .enable = pnp_alt_enable,
- .init = f71872_init,
- .ops_pnp_mode = &pnp_conf_mode_8787_aa,
-};
-
-static struct pnp_info pnp_dev_info[] = {
- /* TODO: Some of the 0x07f8 etc. values may not be correct. */
- { &ops, F71872_FDC, PNP_IO0 | PNP_IRQ0 | PNP_DRQ0, {0x07f8, 0}, },
- { &ops, F71872_SP1, PNP_IO0 | PNP_IRQ0, {0x07f8, 0}, },
- { &ops, F71872_SP2, PNP_IO0 | PNP_IRQ0, {0x07f8, 0}, },
- { &ops, F71872_PP, PNP_IO0 | PNP_IRQ0 | PNP_DRQ0, {0x07f8, 0}, },
- { &ops, F71872_HWM, PNP_IO0 | PNP_IRQ0, {0x0ff8, 0}, },
- { &ops, F71872_KBC, PNP_IO0 | PNP_IRQ0 | PNP_IRQ1, {0x07ff, 0}, },
- { &ops, F71872_GPIO, PNP_IRQ0, },
- { &ops, F71872_VID, PNP_IO0, {0x0ff8, 0}, },
- { &ops, F71872_PM, },
-};
-
-static void enable_dev(struct device *dev)
-{
- pnp_enable_devices(dev, &ops, ARRAY_SIZE(pnp_dev_info), pnp_dev_info);
-}
-
-struct chip_operations superio_fintek_f71872_ops = {
- CHIP_NAME("Fintek F71872 Super I/O")
- .enable_dev = enable_dev
-};
More information about the coreboot-gerrit
mailing list