[coreboot-gerrit] New patch to review for coreboot: libpayload: Fix building dwc2 UDC driver

Patrick Georgi (pgeorgi@google.com) gerrit at coreboot.org
Wed Oct 28 22:32:12 CET 2015


Patrick Georgi (pgeorgi at google.com) just uploaded a new patch set to gerrit, which you can find at http://review.coreboot.org/12228

-gerrit

commit 57a666bbb7853c142e3004162d3728015ce33556
Author: Patrick Georgi <pgeorgi at google.com>
Date:   Mon Oct 26 19:48:25 2015 +0100

    libpayload: Fix building dwc2 UDC driver
    
    Change Ie54699162 changed a structure's name and field names and we
    didn't notice. Adapt.
    
    BUG=none
    BRANCH=none
    TEST=building with UDC_DWC2 works
    
    Change-Id: I592ebc29b2a08a23e6dbc9d2186807cbbbbca330
    Signed-off-by: Patrick Georgi <pgeorgi at chromium.org>
    Original-Commit-Id: 3dda8ad5ffc36593d8b8fd6664a7f9b4816f0f93
    Original-Change-Id: I4a065de0f4045a01bef1dc9fbb2e0578b5508518
    Original-Signed-off-by: Patrick Georgi <pgeorgi at google.com>
    Original-Reviewed-on: https://chromium-review.googlesource.com/308791
    Original-Commit-Ready: Patrick Georgi <pgeorgi at chromium.org>
    Original-Tested-by: Patrick Georgi <pgeorgi at chromium.org>
    Original-Reviewed-by: Duncan Laurie <dlaurie at chromium.org>
---
 payloads/libpayload/drivers/udc/dwc2.c | 6 +++---
 1 file changed, 3 insertions(+), 3 deletions(-)

diff --git a/payloads/libpayload/drivers/udc/dwc2.c b/payloads/libpayload/drivers/udc/dwc2.c
index ff5ea3f..1d40b82 100644
--- a/payloads/libpayload/drivers/udc/dwc2.c
+++ b/payloads/libpayload/drivers/udc/dwc2.c
@@ -317,14 +317,14 @@ static int find_tx_fifo(struct usbdev_ctrl *this, uint32_t mps)
 	dwc2_pdata_t *p = DWC2_PDATA(this);
 	uint32_t fifo_index = 0;
 	uint32_t fifo_size = UINT_MAX;
-	gnptxfsiz_t gnptxfsiz;
+	gtxfsiz_t gtxfsiz;
 	int i, val;
 
 	for (i = 1; i < MAX_EPS_CHANNELS - 1; i++) {
 		if (p->fifo_map & (1<<i))
 			continue;
-		gnptxfsiz.d32 = readl(&p->regs->core.dptxfsiz_dieptxf[i]);
-		val = gnptxfsiz.nptxfdep * 4;
+		gtxfsiz.d32 = readl(&p->regs->core.dptxfsiz_dieptxf[i]);
+		val = gtxfsiz.txfdep * 4;
 
 		if (val < mps)
 			continue;



More information about the coreboot-gerrit mailing list