[coreboot-gerrit] New patch to review for coreboot: asrock/e350m1: Match super-io GPIO configuration with vendor

Kyösti Mälkki (kyosti.malkki@gmail.com) gerrit at coreboot.org
Wed Oct 28 12:05:49 CET 2015


Kyösti Mälkki (kyosti.malkki at gmail.com) just uploaded a new patch set to gerrit, which you can find at http://review.coreboot.org/12214

-gerrit

commit c6bf32875edb60d46f3dcb0aa738e6861a0b7447
Author: Kyösti Mälkki <kyosti.malkki at gmail.com>
Date:   Wed Oct 28 11:08:24 2015 +0200

    asrock/e350m1: Match super-io GPIO configuration with vendor
    
    TODO: ps2 pin config changes if kbd/mouse is connected?
    
    Change-Id: I7b549fbd7dd3fa4cbd507d76882b60bc324a4bd0
    Signed-off-by: Kyösti Mälkki <kyosti.malkki at gmail.com>
---
 src/mainboard/asrock/e350m1/devicetree.cb | 25 +++++++++++++++++++++----
 1 file changed, 21 insertions(+), 4 deletions(-)

diff --git a/src/mainboard/asrock/e350m1/devicetree.cb b/src/mainboard/asrock/e350m1/devicetree.cb
index 9c11b60..3a80cab 100644
--- a/src/mainboard/asrock/e350m1/devicetree.cb
+++ b/src/mainboard/asrock/e350m1/devicetree.cb
@@ -76,17 +76,34 @@ chip northbridge/amd/agesa/family14/root_complex
 								io 0x60 = 0x100
 								irq 0x70 = 0
 							end
-							device pnp 2e.7 off end #  GIPO689
+							device pnp 2e.107 off end #  GPIO6
+							device pnp 2e.207 off end #  GPIO7
+							device pnp 2e.307 on #  GPIO8
+								irq 0x23 = 0x28
+								irq 0xe4 = 0xbf
+								irq 0xed = 0x27
+							end
+							device pnp 2e.407 off end #  GPIO9
 							device pnp 2e.8 off end #  WDT
-							device pnp 2e.9 off end #  GPIO235
-							device pnp 2e.a on end #  ACPI
+							device pnp 2e.009 on #  GPIO2
+								irq 0x2a = 0x42
+								irq 0xe0 = 0xe3
+							end
+							device pnp 2e.109 off end #  GPIO3
+							device pnp 2e.209 off end #  GPIO4
+							device pnp 2e.309 off end #  GPIO5
+							device pnp 2e.a on #  ACPI
+								irq 0xe7 = 0x10
+							end
 							device pnp 2e.b on #  HW Monitor
 								io 0x60 = 0x290
 								io 0x62 = 0x0000 #  SB-TSI currently not implemented
 								irq 0x70 = 5
 							end
 							device pnp 2e.c off end #  PECI
-							device pnp 2e.d off end #  SUSLED
+							device pnp 2e.d on #  SUSLED
+								irq 0xec = 0x90
+							end
 							device pnp 2e.e off #  CIRWKUP
 								io 0x60 = 0x0000
 								irq 0x70 = 0



More information about the coreboot-gerrit mailing list