[coreboot-gerrit] Patch merged into coreboot/master: intel/skylake: Clean up USB configuration in devicetree
gerrit at coreboot.org
gerrit at coreboot.org
Tue Oct 27 15:20:40 CET 2015
the following patch was just integrated into master:
commit fe8666691340e30d5744b1bc942abd42be6ffe2a
Author: Duncan Laurie <dlaurie at chromium.org>
Date: Fri Oct 16 13:58:11 2015 -0700
intel/skylake: Clean up USB configuration in devicetree
Instead of having many different arrays for USB configuration,
with each array containing one bit of information, have one
array containing all the information for each port.
This way we can put the basic tuning parameters into a
structure and then define structures for the basic supported
configurations.
The existing port definitions are taken from the Skylake HSIO
tuning guide.
BUG=chrome-os-partner:40635
BRANCH=none
TEST=build and boot on glados, verify USB functionality in
all ports.
Change-Id: I5873dee011ae9e250b6654c73a7bd5c17681095b
Signed-off-by: Patrick Georgi <pgeorgi at chromium.org>
Original-Commit-Id: 864040412b2d2923d3acbfca8055724887c58506
Original-Change-Id: Id518b1086abbe4a8c25d77fd4efc2d0de856bd5f
Original-Signed-off-by: Duncan Laurie <dlaurie at chromium.org>
Original-Reviewed-on: https://chromium-review.googlesource.com/306734
Original-Reviewed-by: Aaron Durbin <adurbin at chromium.org>
Reviewed-on: http://review.coreboot.org/12163
Reviewed-by: Paul Menzel <paulepanter at users.sourceforge.net>
Tested-by: build bot (Jenkins)
Reviewed-by: Aaron Durbin <adurbin at chromium.org>
See http://review.coreboot.org/12163 for details.
-gerrit
More information about the coreboot-gerrit
mailing list