[coreboot-gerrit] Patch set updated for coreboot: mainboard/asus/kgpe-d16: Add SATA AHCI mode CMOS option

Stefan Reinauer (stefan.reinauer@coreboot.org) gerrit at coreboot.org
Wed Nov 11 02:00:19 CET 2015


Stefan Reinauer (stefan.reinauer at coreboot.org) just uploaded a new patch set to gerrit, which you can find at http://review.coreboot.org/12400

-gerrit

commit d480c009f2f272d97857d2ba1866e122e284e5b2
Author: Timothy Pearson <tpearson at raptorengineeringinc.com>
Date:   Tue Nov 10 18:26:52 2015 -0600

    mainboard/asus/kgpe-d16: Add SATA AHCI mode CMOS option
    
    ... and set the mask describing the number of ports in Kconfig
    
    Change-Id: If7b6062fd4df16ae2864b5d9adfdd19c4356691c
    Signed-off-by: Timothy Pearson <tpearson at raptorengineeringinc.com>
---
 src/mainboard/asus/kgpe-d16/Kconfig      | 4 ++++
 src/mainboard/asus/kgpe-d16/cmos.default | 1 +
 src/mainboard/asus/kgpe-d16/cmos.layout  | 3 ++-
 3 files changed, 7 insertions(+), 1 deletion(-)

diff --git a/src/mainboard/asus/kgpe-d16/Kconfig b/src/mainboard/asus/kgpe-d16/Kconfig
index 29061ca..c4528e5 100644
--- a/src/mainboard/asus/kgpe-d16/Kconfig
+++ b/src/mainboard/asus/kgpe-d16/Kconfig
@@ -80,6 +80,10 @@ config IRQ_SLOT_COUNT
 	int
 	default 13
 
+config SOUTHBRIDGE_AMD_SB700_SATA_PORT_COUNT_BITFIELD
+	hex
+	default 0x3f
+
 config ONBOARD_VGA_IS_PRIMARY
 	bool
 	default y
diff --git a/src/mainboard/asus/kgpe-d16/cmos.default b/src/mainboard/asus/kgpe-d16/cmos.default
index c841aa9..dc698d0 100644
--- a/src/mainboard/asus/kgpe-d16/cmos.default
+++ b/src/mainboard/asus/kgpe-d16/cmos.default
@@ -16,6 +16,7 @@ interleave_nodes = Disable
 interleave_memory_channels = Enable
 cpu_c_states = Enable
 cpu_cc6_state = Enable
+sata_ahci_mode = Enable
 ieee1394_controller = Enable
 power_on_after_fail = On
 boot_option = Fallback
diff --git a/src/mainboard/asus/kgpe-d16/cmos.layout b/src/mainboard/asus/kgpe-d16/cmos.layout
index 40799d5..dfd5159 100644
--- a/src/mainboard/asus/kgpe-d16/cmos.layout
+++ b/src/mainboard/asus/kgpe-d16/cmos.layout
@@ -40,7 +40,8 @@ entries
 464          1       e       2        compute_unit_siblings
 465          1       e       1        cpu_c_states
 466          1       e       1        cpu_cc6_state
-467          1       r       0        allow_spd_nvram_cache_restore
+467          1       e       1        sata_ahci_mode
+468          1       r       0        allow_spd_nvram_cache_restore
 477          1       e       1        ieee1394_controller
 728        256       h       0        user_data
 984         16       h       0        check_sum



More information about the coreboot-gerrit mailing list