[coreboot-gerrit] New patch to review for coreboot: sandybridge: Disable parallel CPU initialization
Nico Huber (nico.h@gmx.de)
gerrit at coreboot.org
Wed Nov 4 22:26:50 CET 2015
Nico Huber (nico.h at gmx.de) just uploaded a new patch set to gerrit, which you can find at http://review.coreboot.org/12329
-gerrit
commit ab5d888eb309532b3d52b2116301a0d1ccfaa0fc
Author: Nico Huber <nico.huber at secunet.com>
Date: Fri Oct 30 11:29:14 2015 +0100
sandybridge: Disable parallel CPU initialization
Disable the parallel CPU initialization for model_206ax, that is Sandy
Bridge and Ivy Bridge processors. We never did it the way that Intel
recommends and it became unreliable with the introduction of SMM_MODULES
in commit a3e41c0 Migrate 206ax to SMM_MODULES.
Tested by booting kontron/ktqm77 2.6k times into Linux user space. No
issues so far.
Change-Id: Idffc352341419f22a36bf772534a5e11e711edf1
Signed-off-by: Nico Huber <nico.huber at secunet.com>
---
src/cpu/intel/model_206ax/Kconfig | 1 -
1 file changed, 1 deletion(-)
diff --git a/src/cpu/intel/model_206ax/Kconfig b/src/cpu/intel/model_206ax/Kconfig
index 490849b..8f062e5 100644
--- a/src/cpu/intel/model_206ax/Kconfig
+++ b/src/cpu/intel/model_206ax/Kconfig
@@ -17,7 +17,6 @@ config CPU_SPECIFIC_OPTIONS
select UDELAY_LAPIC
select SMM_TSEG
select SUPPORT_CPU_UCODE_IN_CBFS
- select PARALLEL_CPU_INIT
#select AP_IN_SIPI_WAIT
select TSC_SYNC_MFENCE
select LAPIC_MONOTONIC_TIMER
More information about the coreboot-gerrit
mailing list