[coreboot-gerrit] New patch to review for coreboot: smaug: Set LDO2 voltage to 1.8V

Patrick Georgi (pgeorgi@google.com) gerrit at coreboot.org
Mon Jul 13 09:25:50 CEST 2015


Patrick Georgi (pgeorgi at google.com) just uploaded a new patch set to gerrit, which you can find at http://review.coreboot.org/10900

-gerrit

commit 2479813deeab5919b167f2595ed964a8a4637f78
Author: Furquan Shaikh <furquan at google.com>
Date:   Fri Jul 10 17:36:49 2015 -0700

    smaug: Set LDO2 voltage to 1.8V
    
    LDO2 regulator is used as an always-on reference for the droop alert
    circuit. Set output voltage to match kernel settings.
    
    CQ-DEPEND=CL:284649
    BUG=chrome-os-partner:42305
    BRANCH=None
    TEST=Compiles successfully and boots to kernel prompt
    
    Change-Id: I5ef4e266d8ec278dadffa846af8dc49b6d18c37e
    Signed-off-by: Patrick Georgi <pgeorgi at chromium.org>
    Original-Commit-Id: 611465f6248cba0ddce0083b431cb7ee17bc4b4c
    Original-Change-Id: I58cc473452b871392d813387707a0b8288e46561
    Original-Signed-off-by: Furquan Shaikh <furquan at google.com>
    Original-Reviewed-on: https://chromium-review.googlesource.com/284879
    Original-Tested-by: Furquan Shaikh <furquan at chromium.org>
    Original-Reviewed-by: Aaron Durbin <adurbin at chromium.org>
    Original-Commit-Queue: Furquan Shaikh <furquan at chromium.org>
    Original-Trybot-Ready: Furquan Shaikh <furquan at chromium.org>
---
 src/mainboard/google/smaug/pmic.c | 7 +++++++
 1 file changed, 7 insertions(+)

diff --git a/src/mainboard/google/smaug/pmic.c b/src/mainboard/google/smaug/pmic.c
index 73aa0de..b10e67b 100644
--- a/src/mainboard/google/smaug/pmic.c
+++ b/src/mainboard/google/smaug/pmic.c
@@ -95,6 +95,13 @@ void pmic_init(unsigned bus)
 	pmic_write_reg_77620(bus, MAX77620_CNFG2SD_REG, 0x04, 1);
 	pmic_write_reg_77620(bus, MAX77620_SD1_REG, 0x2a, 1);
 
+	/*
+	 * MAX77620: Set LDO2 output to 1.8V. LDO2 is used as always-on
+	 * reference for the droop alert circuit. Match this setting with what
+	 * the kernel expects.
+	 */
+	pmic_write_reg_77620(bus, MAX77620_CNFG1_L2_REG, 0x14, 1);
+
 	/* MAX77621: Set VOUT_REG to 1.0V - CPU VREG */
 	pmic_write_reg_77621(bus, MAX77621_VOUT_REG, 0xBF, 1);
 



More information about the coreboot-gerrit mailing list