[coreboot-gerrit] New patch to review for coreboot: tegra132: adjust vboot2 memlayout to make coreboot compile
Stefan Reinauer (stefan.reinauer@coreboot.org)
gerrit at coreboot.org
Wed Jul 1 22:56:30 CEST 2015
Stefan Reinauer (stefan.reinauer at coreboot.org) just uploaded a new patch set to gerrit, which you can find at http://review.coreboot.org/10759
-gerrit
commit c4552b643dd9f77ed6c55b3ffd1b44d93f0653fa
Author: Stefan Reinauer <stefan.reinauer at coreboot.org>
Date: Wed Jul 1 13:55:10 2015 -0700
tegra132: adjust vboot2 memlayout to make coreboot compile
romstage didn't fit in it's region anymore.
Change-Id: I5a2f41cb0e0a87339dbf61906ee2060e132cc394
Signed-off-by: Stefan Reinauer <stefan.reinauer at coreboot.org>
---
src/soc/nvidia/tegra132/include/soc/memlayout_vboot2.ld | 4 ++--
1 file changed, 2 insertions(+), 2 deletions(-)
diff --git a/src/soc/nvidia/tegra132/include/soc/memlayout_vboot2.ld b/src/soc/nvidia/tegra132/include/soc/memlayout_vboot2.ld
index a834f99..52b399d 100644
--- a/src/soc/nvidia/tegra132/include/soc/memlayout_vboot2.ld
+++ b/src/soc/nvidia/tegra132/include/soc/memlayout_vboot2.ld
@@ -37,8 +37,8 @@ SECTIONS
VBOOT2_WORK(0x40014000, 16K)
STACK(0x40018000, 2K)
BOOTBLOCK(0x40019000, 24K)
- VERSTAGE(0x4001f000, 60K)
- ROMSTAGE(0x4002e000, 72K)
+ VERSTAGE(0x4001f000, 56K)
+ ROMSTAGE(0x4002d000, 76K)
SRAM_END(0x40040000)
DRAM_START(0x80000000)
More information about the coreboot-gerrit
mailing list