[coreboot-gerrit] Patch set updated for coreboot: d8ad848 amd/amdfam10: Enhance resource debugging when enabled

Timothy Pearson (tpearson@raptorengineeringinc.com) gerrit at coreboot.org
Sun Jan 25 00:39:14 CET 2015


Timothy Pearson (tpearson at raptorengineeringinc.com) just uploaded a new patch set to gerrit, which you can find at http://review.coreboot.org/8266

-gerrit

commit d8ad8488d46dbdc3a50797574f7c98926bba6760
Author: Timothy Pearson <tpearson at raptorengineeringinc.com>
Date:   Fri Jan 23 20:26:31 2015 -0600

    amd/amdfam10: Enhance resource debugging when enabled
    
    Change-Id: Ie39652bded9a42d1d816ca5198db59a83e5c083a
    Signed-off-by: Timothy Pearson <tpearson at raptorengineeringinc.com>
---
 src/northbridge/amd/amdfam10/setup_resource_map.c | 20 ++++++++++++++++++++
 1 file changed, 20 insertions(+)

diff --git a/src/northbridge/amd/amdfam10/setup_resource_map.c b/src/northbridge/amd/amdfam10/setup_resource_map.c
index ca7f964..8a7ef51 100644
--- a/src/northbridge/amd/amdfam10/setup_resource_map.c
+++ b/src/northbridge/amd/amdfam10/setup_resource_map.c
@@ -1,6 +1,8 @@
 /*
  * This file is part of the coreboot project.
  *
+ * Copyright (C) 2015 Timothy Pearson <tpearson at raptorengineeringinc.com>, Raptor Engineering
+ *
  * Copyright (C) 2007 Advanced Micro Devices, Inc.
  *
  * This program is free software; you can redistribute it and/or modify
@@ -94,9 +96,15 @@ void setup_resource_map_x_offset(const u32 *register_values, u32 max, u32 offset
 			dev = (register_values[i+1] & ~0xfff) + offset_pci_dev;
 			where = register_values[i+1] & 0xfff;
 			reg = pci_read_config32(dev, where);
+#if RES_DEBUG
+			printk(BIOS_DEBUG, "WAS: %08x\n", reg);
+#endif
 			reg &= register_values[i+2];
 			reg |= register_values[i+3];
 			pci_write_config32(dev, where, reg);
+#if RES_DEBUG
+			printk(BIOS_DEBUG, "NOW: %08x\n", reg);
+#endif
 			}
 			break;
 		case RES_PORT_IO_8: // io 8
@@ -105,9 +113,15 @@ void setup_resource_map_x_offset(const u32 *register_values, u32 max, u32 offset
 			u32 reg;
 			where = register_values[i+1] + offset_io_base;
 			reg = inb(where);
+#if RES_DEBUG
+			printk(BIOS_DEBUG, "WAS: %08x\n", reg);
+#endif
 			reg &= register_values[i+2];
 			reg |= register_values[i+3];
 			outb(reg, where);
+#if RES_DEBUG
+			printk(BIOS_DEBUG, "NOW: %08x\n", reg);
+#endif
 			}
 			break;
 		case RES_PORT_IO_32:  //io32
@@ -116,9 +130,15 @@ void setup_resource_map_x_offset(const u32 *register_values, u32 max, u32 offset
 			u32 reg;
 			where = register_values[i+1] + offset_io_base;
 			reg = inl(where);
+#if RES_DEBUG
+			printk(BIOS_DEBUG, "WAS: %08x\n", reg);
+#endif
 			reg &= register_values[i+2];
 			reg |= register_values[i+3];
 			outl(reg, where);
+#if RES_DEBUG
+			printk(BIOS_DEBUG, "NOW: %08x\n", reg);
+#endif
 			}
 			break;
 		} // switch



More information about the coreboot-gerrit mailing list