[coreboot-gerrit] Patch set updated for coreboot: ed5cebe nvidia/ck804: Add ability to bypass register 0x78 initialization

Timothy Pearson (tpearson@raptorengineeringinc.com) gerrit at coreboot.org
Sat Jan 24 23:31:32 CET 2015


Timothy Pearson (tpearson at raptorengineeringinc.com) just uploaded a new patch set to gerrit, which you can find at http://review.coreboot.org/8272

-gerrit

commit ed5cebed22f7dbef86c0e8eae701dfa0129c9b06
Author: Timothy Pearson <tpearson at raptorengineeringinc.com>
Date:   Sat Jan 24 13:46:46 2015 -0600

    nvidia/ck804: Add ability to bypass register 0x78 initialization
    
    Change-Id: I833603adea580cb3f4441e35044d1e17d2d67852
    Signed-off-by: Timothy Pearson <tpearson at raptorengineeringinc.com>
---
 src/southbridge/nvidia/ck804/early_setup_car.c | 2 ++
 1 file changed, 2 insertions(+)

diff --git a/src/southbridge/nvidia/ck804/early_setup_car.c b/src/southbridge/nvidia/ck804/early_setup_car.c
index adb2e05..e5694f5 100644
--- a/src/southbridge/nvidia/ck804/early_setup_car.c
+++ b/src/southbridge/nvidia/ck804/early_setup_car.c
@@ -151,7 +151,9 @@ static void ck804_early_setup(unsigned ck804_num, unsigned *busn,
 		CK804_MB_SETUP
 #endif
 
+#ifndef CK804_SKIP_PCI_REG_78_INIT
 		RES_PCI_IO, PCI_ADDR(0, 1, 0, 0x78), 0xc0ffffff, 0x19000000,
+#endif
 		RES_PCI_IO, PCI_ADDR(0, 1, 0, 0xe0), 0xfffffeff, 0x00000100,
 
 		RES_PORT_IO_32, ANACTRL_IO_BASE + 0x20, 0xe00fffff, 0x11000000,



More information about the coreboot-gerrit mailing list