[coreboot-gerrit] New patch to review for coreboot: 653a4e9 urara: add config of SPI bus and correct selection of winbond flash

Patrick Georgi (pgeorgi@google.com) gerrit at coreboot.org
Mon Apr 20 10:18:41 CEST 2015


Patrick Georgi (pgeorgi at google.com) just uploaded a new patch set to gerrit, which you can find at http://review.coreboot.org/9809

-gerrit

commit 653a4e9ff0ad065416fc6dde7544f26b52490580
Author: Ionela Voinescu <ionela.voinescu at imgtec.com>
Date:   Tue Nov 11 13:39:18 2014 +0000

    urara: add config of SPI bus and correct selection of winbond flash
    
    Urara uses SPFI interface 1 and Winbond SPI NOR flash.
    
    BRANCH=none
    BUG=chrome-os-partner:31438
    
    TEST=with the fix of the Winbond driver (next patch) the bootblock
         successfully probes the Windbond device on the FPGA board.
         Console log below:
    
       coreboot-4.0 bootblock Tue Nov 11 07:05:48 PST 2014 starting...
       SF: Detected W25Q16 with page size 1000, total 200000
    
    Change-Id: Ia848eac5b4a94bf95297c928b5447463c90d89eb
    Signed-off-by: Patrick Georgi <pgeorgi at chromium.org>
    Original-Commit-Id: 38386715c52526edbe9ad356945849e21799fd94
    Original-Change-Id: Ic27b60adc26bf244e7a15b5257e94df4b9d88249
    Original-Signed-off-by: Ionela Voinescu <ionela.voinescu at imgtec.com>
    Original-Reviewed-on: https://chromium-review.googlesource.com/229030
    Original-Reviewed-by: Vadim Bendebury <vbendeb at chromium.org>
---
 src/mainboard/google/urara/Kconfig | 6 +++++-
 1 file changed, 5 insertions(+), 1 deletion(-)

diff --git a/src/mainboard/google/urara/Kconfig b/src/mainboard/google/urara/Kconfig
index bee188a..e065422 100644
--- a/src/mainboard/google/urara/Kconfig
+++ b/src/mainboard/google/urara/Kconfig
@@ -27,7 +27,7 @@ config BOARD_SPECIFIC_OPTIONS
 	select BOARD_ID_SUPPORT
 	select BOOTBLOCK_CONSOLE
 	select MAINBOARD_HAS_CHROMEOS
-	select CONFIG_SPI_FLASH_WINBOND
+	select SPI_FLASH_WINBOND
 	select CPU_IMGTEC_PISTACHIO
         select COMMON_CBFS_SPI_WRAPPER
         select MAINBOARD_HAS_BOOTBLOCK_INIT
@@ -58,4 +58,8 @@ config CONSOLE_SERIAL_UART_ADDRESS
 	depends on DRIVERS_UART
 	default 0xB8101500
 
+config BOOT_MEDIA_SPI_BUS
+	int
+	default 1
+
 endif



More information about the coreboot-gerrit mailing list