[coreboot-gerrit] New patch to review for coreboot: 1e06643 armv7: work around hang in bootblock startup code

Patrick Georgi (pgeorgi@google.com) gerrit at coreboot.org
Thu Apr 16 14:59:57 CEST 2015


Patrick Georgi (pgeorgi at google.com) just uploaded a new patch set to gerrit, which you can find at http://review.coreboot.org/9762

-gerrit

commit 1e0664303d00d82c875ef3fca2fe9bb61505d481
Author: Daisuke Nojiri <dnojiri at chromium.org>
Date:   Fri Feb 6 19:13:34 2015 -0800

    armv7: work around hang in bootblock startup code
    
    broadcom cygnus hangs if we clean caches by dcache_clean_invalidate_all
    at bootblock entry point. this change makes startup code call
    dcache_invalidate_all instead.
    
    other boards theoretically should not be affected as long as maskrom
    does not hand off execution to bootblock with dirty cache.
    
    BUG=chrome-os-partner:36648,chrome-os-partner:36691
    BRANCH=broadcom-firmware
    TEST=boot cygnus b0 board, messages were printed on console:
    
    coreboot-688aae9-dirty bootblock Mon Feb  9 13:21:02 PST 2015
    starting...
    Exception handlers installed.
    
    Change-Id: I05777ca525c97bb3d7cbb5ea7e872a602dcd5a19
    Signed-off-by: Patrick Georgi <pgeorgi at chromium.org>
    Original-Commit-Id: 59de5328df9d0502a3b3f7c624d3e86e038de50e
    Original-Signed-off-by: Daisuke Nojiri <dnojiri at chromium.org>
    Original-Change-Id: I9b8850846b941e7e62712e90cc28ad14a68da393
    Original-Reviewed-on: https://chromium-review.googlesource.com/251304
    Original-Reviewed-by: Julius Werner <jwerner at chromium.org>
---
 src/arch/arm/armv7/cpu.S | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/src/arch/arm/armv7/cpu.S b/src/arch/arm/armv7/cpu.S
index 589bc07..b7f245b 100644
--- a/src/arch/arm/armv7/cpu.S
+++ b/src/arch/arm/armv7/cpu.S
@@ -120,7 +120,7 @@ ENTRY(arm_init_caches)
 	mcr	p15, 0, r4, c1, c0, 0
 
 	/* Flush and invalidate dcache in ascending order */
-	bl	dcache_clean_invalidate_all
+	bl	dcache_invalidate_all
 
 	/* Deactivate MMU (0), Alignment Check (1) and DCache (2) */
 	and	r4, # ~(1 << 0) & ~(1 << 1) & ~(1 << 2)



More information about the coreboot-gerrit mailing list