[coreboot-gerrit] Patch set updated for coreboot: a914a6a ryu: Add display_start api

Patrick Georgi (pgeorgi@google.com) gerrit at coreboot.org
Fri Apr 10 10:21:33 CEST 2015


Patrick Georgi (pgeorgi at google.com) just uploaded a new patch set to gerrit, which you can find at http://review.coreboot.org/9421

-gerrit

commit a914a6a7d901db5b02fe953ff45a06f10054fee1
Author: Jimmy Zhang <jimmzhang at nvidia.com>
Date:   Mon Nov 3 11:41:02 2014 -0800

    ryu: Add display_start api
    
    Enable display only developer and recovery mode.
    
    Will add in the actual display supporting functions in coming
    patches.
    
    BRANCH=none
    BUG=chrome-os-partner:31936
    TEST=build and test on ryu
    
    Signed-off-by: Jimmy Zhang <jimmzhang at nvidia.com>
    
    Change-Id: I0d312fd132dc310813432f4d8a28ad16c9bb36aa
    Signed-off-by: Patrick Georgi <pgeorgi at chromium.org>
    Original-Commit-Id: dd1bd56e83532c77d675f72b301b413cbcf3f489
    Original-Change-Id: Idfa24d23c81baaedb944d2b9835255edad4e422b
    Original-Reviewed-on: https://chromium-review.googlesource.com/226904
    Original-Reviewed-by: Aaron Durbin <adurbin at chromium.org>
    Original-Reviewed-by: Furquan Shaikh <furquan at chromium.org>
    Original-Tested-by: Jimmy Zhang <jimmzhang at nvidia.com>
---
 src/soc/nvidia/tegra132/soc.c | 11 +++++++++++
 1 file changed, 11 insertions(+)

diff --git a/src/soc/nvidia/tegra132/soc.c b/src/soc/nvidia/tegra132/soc.c
index 1072467..0014f84 100644
--- a/src/soc/nvidia/tegra132/soc.c
+++ b/src/soc/nvidia/tegra132/soc.c
@@ -25,6 +25,7 @@
 #include <cbmem.h>
 #include <console/console.h>
 #include <device/device.h>
+#include <soc/nvidia/tegra/dc.h>
 #include <soc/addressmap.h>
 #include <soc/clock.h>
 #include <soc/cpu.h>
@@ -75,6 +76,11 @@ static struct cpu_control_ops cntrl_ops = {
 	.start_cpu = cntrl_start_cpu,
 };
 
+void display_startup(device_t dev)
+{
+	printk(BIOS_INFO, "Entering %s()\n", __func__);
+}
+
 static void soc_init(device_t dev)
 {
 	struct soc_nvidia_tegra132_config *cfg;
@@ -84,6 +90,11 @@ static void soc_init(device_t dev)
 	cfg = dev->chip_info;
 	spintable_init((void *)cfg->spintable_addr);
 	arch_initialize_cpus(dev, &cntrl_ops);
+
+	if (vboot_skip_display_init())
+		printk(BIOS_INFO, "Skipping display init.\n");
+	else
+		display_startup(dev);
 }
 
 static struct device_operations soc_ops = {



More information about the coreboot-gerrit mailing list