[coreboot-gerrit] Patch set updated for coreboot: 4489a3f Broadwell: Set boot_mode of pei_data before running reference code

Stefan Reinauer (stefan.reinauer@coreboot.org) gerrit at coreboot.org
Fri Apr 10 08:30:19 CEST 2015


Stefan Reinauer (stefan.reinauer at coreboot.org) just uploaded a new patch set to gerrit, which you can find at http://review.coreboot.org/9475

-gerrit

commit 4489a3f10fabc4fac01a02bd98d4e229fa48cf6e
Author: Kenji Chen <kenji.chen at intel.com>
Date:   Thu Nov 13 14:44:46 2014 -0800

    Broadwell: Set boot_mode of pei_data before running reference code
    
    Some actions are needed and some are not on the way resume from S3.
    
    BRANCH=master
    BUG=chrome-os-partner:33025,chrome-os-partner:33796
    TEST=Built the image and confimed the boot_mode is correctly
    configured.
    Signed-off-by: Kenji Chen <kenji.chen at intel.com>
    
    Change-Id: If400df94f970a55f3921a5a2df24038d28beb489
    Signed-off-by: Stefan Reinauer <reinauer at chromium.org>
    Original-Commit-Id: 40e719618ec101235cdb1755933e719abd873239
    Original-Change-Id: Ia042ea8c63c2306e9d6a80d8efa66c4fc0722d85
    Original-Reviewed-on: https://chromium-review.googlesource.com/229615
    Original-Reviewed-by: Duncan Laurie <dlaurie at chromium.org>
    Original-Commit-Queue: Kenji Chen <kenji.chen at intel.com>
    Original-Tested-by: Kenji Chen <kenji.chen at intel.com>
---
 src/soc/intel/broadwell/refcode.c | 5 ++++-
 1 file changed, 4 insertions(+), 1 deletion(-)

diff --git a/src/soc/intel/broadwell/refcode.c b/src/soc/intel/broadwell/refcode.c
index b7962f1..6dec3b9 100644
--- a/src/soc/intel/broadwell/refcode.c
+++ b/src/soc/intel/broadwell/refcode.c
@@ -167,7 +167,7 @@ static pei_wrapper_entry_t load_reference_code(void)
 
 void broadwell_run_reference_code(void)
 {
-	int ret;
+	int ret, dummy;
 	struct pei_data pei_data;
 	pei_wrapper_entry_t entry;
 
@@ -175,6 +175,9 @@ void broadwell_run_reference_code(void)
 	mainboard_fill_pei_data(&pei_data);
 	broadwell_fill_pei_data(&pei_data);
 
+	pei_data.boot_mode = acpi_slp_type;
+	pei_data.saved_data = (void *) &dummy;
+
 	entry = load_reference_code();
 	if (entry == NULL) {
 		printk(BIOS_ERR, "Reference code not found\n");



More information about the coreboot-gerrit mailing list