[coreboot-gerrit] Patch set updated for coreboot: eda7bfd tegra124: Change all SoC headers to <soc/headername.h> system
Patrick Georgi (pgeorgi@google.com)
gerrit at coreboot.org
Tue Apr 7 12:25:19 CEST 2015
Patrick Georgi (pgeorgi at google.com) just uploaded a new patch set to gerrit, which you can find at http://review.coreboot.org/9326
-gerrit
commit eda7bfd7b965446325ebc19d2731ef729f21ae9d
Author: Julius Werner <jwerner at chromium.org>
Date: Mon Oct 20 13:24:14 2014 -0700
tegra124: Change all SoC headers to <soc/headername.h> system
This patch aligns tegra124 to the new SoC header include scheme.
Also alphabetized headers in affected files since we touch them anyway.
BUG=None
TEST=Tested with whole series. Compiled Nyan, Nyan_Big and Nyan_Blaze.
Change-Id: Ia82ab86b2af903690cc6c9d310f7bdda3425ea7c
Signed-off-by: Patrick Georgi <pgeorgi at chromium.org>
Original-Commit-Id: 4d23774e071ec22781991ff20fbf63802f620c88
Original-Change-Id: Ia126cff8590117788d1872e50608c257d2659c1f
Original-Signed-off-by: Julius Werner <jwerner at chromium.org>
Original-Reviewed-on: https://chromium-review.googlesource.com/224504
Original-Reviewed-by: Aaron Durbin <adurbin at chromium.org>
---
src/mainboard/google/nyan/boardid.c | 5 +-
src/mainboard/google/nyan/bootblock.c | 8 +-
src/mainboard/google/nyan/chromeos.c | 4 +-
src/mainboard/google/nyan/early_configs.c | 4 +-
src/mainboard/google/nyan/mainboard.c | 10 +-
src/mainboard/google/nyan/memlayout.ld | 2 +-
src/mainboard/google/nyan/pmic.c | 4 +-
src/mainboard/google/nyan/reset.c | 2 +-
src/mainboard/google/nyan/romstage.c | 19 +-
src/mainboard/google/nyan/sdram_configs.c | 3 +-
src/mainboard/google/nyan/sdram_configs.h | 2 +-
src/mainboard/google/nyan_big/boardid.c | 5 +-
src/mainboard/google/nyan_big/bootblock.c | 8 +-
src/mainboard/google/nyan_big/chromeos.c | 4 +-
src/mainboard/google/nyan_big/early_configs.c | 4 +-
src/mainboard/google/nyan_big/mainboard.c | 12 +-
src/mainboard/google/nyan_big/memlayout.ld | 2 +-
src/mainboard/google/nyan_big/pmic.c | 4 +-
src/mainboard/google/nyan_big/reset.c | 2 +-
src/mainboard/google/nyan_big/romstage.c | 19 +-
src/mainboard/google/nyan_big/sdram_configs.c | 3 +-
src/mainboard/google/nyan_big/sdram_configs.h | 2 +-
src/mainboard/google/nyan_blaze/boardid.c | 5 +-
src/mainboard/google/nyan_blaze/bootblock.c | 8 +-
src/mainboard/google/nyan_blaze/chromeos.c | 2 +-
src/mainboard/google/nyan_blaze/early_configs.c | 4 +-
src/mainboard/google/nyan_blaze/mainboard.c | 12 +-
src/mainboard/google/nyan_blaze/memlayout.ld | 2 +-
src/mainboard/google/nyan_blaze/pmic.c | 4 +-
src/mainboard/google/nyan_blaze/reset.c | 2 +-
src/mainboard/google/nyan_blaze/romstage.c | 19 +-
src/mainboard/google/nyan_blaze/sdram_configs.c | 3 +-
src/mainboard/google/nyan_blaze/sdram_configs.h | 2 +-
src/soc/nvidia/tegra/displayport.h | 2 +
src/soc/nvidia/tegra/software_i2c.c | 4 +-
src/soc/nvidia/tegra124/bootblock.c | 4 +-
src/soc/nvidia/tegra124/cache.c | 2 +-
src/soc/nvidia/tegra124/cache.h | 20 -
src/soc/nvidia/tegra124/cbfs.c | 3 +-
src/soc/nvidia/tegra124/cbmem.c | 2 +-
src/soc/nvidia/tegra124/chip.h | 2 +-
src/soc/nvidia/tegra124/clk_rst.h | 551 ------------
src/soc/nvidia/tegra124/clock.c | 14 +-
src/soc/nvidia/tegra124/display.c | 25 +-
src/soc/nvidia/tegra124/dma.c | 10 +-
src/soc/nvidia/tegra124/dma.h | 190 -----
src/soc/nvidia/tegra124/dp.c | 11 +-
src/soc/nvidia/tegra124/early_configs.h | 20 -
src/soc/nvidia/tegra124/emc.h | 323 -------
src/soc/nvidia/tegra124/flow.h | 91 --
src/soc/nvidia/tegra124/gpio.h | 70 --
src/soc/nvidia/tegra124/include/soc/cache.h | 20 +
src/soc/nvidia/tegra124/include/soc/clk_rst.h | 551 ++++++++++++
src/soc/nvidia/tegra124/include/soc/clock.h | 2 +-
src/soc/nvidia/tegra124/include/soc/dma.h | 190 +++++
.../nvidia/tegra124/include/soc/early_configs.h | 20 +
src/soc/nvidia/tegra124/include/soc/emc.h | 323 +++++++
src/soc/nvidia/tegra124/include/soc/flow.h | 91 ++
src/soc/nvidia/tegra124/include/soc/gpio.h | 69 ++
src/soc/nvidia/tegra124/include/soc/maincpu.h | 29 +
src/soc/nvidia/tegra124/include/soc/mc.h | 131 +++
src/soc/nvidia/tegra124/include/soc/memlayout.ld | 48 ++
src/soc/nvidia/tegra124/include/soc/pingroup.h | 67 ++
src/soc/nvidia/tegra124/include/soc/pinmux.h | 260 ++++++
src/soc/nvidia/tegra124/include/soc/pmc.h | 389 +++++++++
src/soc/nvidia/tegra124/include/soc/power.h | 40 +
src/soc/nvidia/tegra124/include/soc/sdram.h | 33 +
src/soc/nvidia/tegra124/include/soc/sdram_param.h | 818 ++++++++++++++++++
src/soc/nvidia/tegra124/include/soc/sor.h | 928 +++++++++++++++++++++
src/soc/nvidia/tegra124/include/soc/spi.h | 71 ++
src/soc/nvidia/tegra124/include/soc/sysctr.h | 55 ++
src/soc/nvidia/tegra124/maincpu.h | 29 -
src/soc/nvidia/tegra124/mc.h | 131 ---
src/soc/nvidia/tegra124/memlayout.ld | 48 --
src/soc/nvidia/tegra124/pingroup.h | 67 --
src/soc/nvidia/tegra124/pinmux.h | 260 ------
src/soc/nvidia/tegra124/pmc.h | 389 ---------
src/soc/nvidia/tegra124/power.c | 7 +-
src/soc/nvidia/tegra124/power.h | 40 -
src/soc/nvidia/tegra124/sdram.c | 8 +-
src/soc/nvidia/tegra124/sdram.h | 33 -
src/soc/nvidia/tegra124/sdram_lp0.c | 9 +-
src/soc/nvidia/tegra124/sdram_param.h | 818 ------------------
src/soc/nvidia/tegra124/soc.c | 7 +-
src/soc/nvidia/tegra124/sor.c | 28 +-
src/soc/nvidia/tegra124/sor.h | 928 ---------------------
src/soc/nvidia/tegra124/spi.c | 14 +-
src/soc/nvidia/tegra124/spi.h | 72 --
src/soc/nvidia/tegra124/sysctr.h | 55 --
src/soc/nvidia/tegra124/uart.c | 2 +-
src/soc/nvidia/tegra124/verstage.c | 4 +-
91 files changed, 4310 insertions(+), 4309 deletions(-)
diff --git a/src/mainboard/google/nyan/boardid.c b/src/mainboard/google/nyan/boardid.c
index a5ec61f..4628cb6 100644
--- a/src/mainboard/google/nyan/boardid.c
+++ b/src/mainboard/google/nyan/boardid.c
@@ -17,10 +17,9 @@
* Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
*/
-#include <console/console.h>
-#include <soc/nvidia/tegra124/gpio.h>
-
#include <boardid.h>
+#include <console/console.h>
+#include <soc/gpio.h>
uint8_t board_id(void)
{
diff --git a/src/mainboard/google/nyan/bootblock.c b/src/mainboard/google/nyan/bootblock.c
index 2b033a6..1f23d43 100644
--- a/src/mainboard/google/nyan/bootblock.c
+++ b/src/mainboard/google/nyan/bootblock.c
@@ -22,12 +22,12 @@
#include <console/console.h>
#include <device/i2c.h>
#include <soc/addressmap.h>
+#include <soc/clk_rst.h>
#include <soc/clock.h>
+#include <soc/gpio.h>
#include <soc/nvidia/tegra/i2c.h>
-#include <soc/nvidia/tegra124/clk_rst.h>
-#include <soc/nvidia/tegra124/gpio.h>
-#include <soc/nvidia/tegra124/pinmux.h>
-#include <soc/nvidia/tegra124/spi.h> /* FIXME: move back to soc code? */
+#include <soc/pinmux.h>
+#include <soc/spi.h> /* FIXME: move back to soc code? */
#include "pmic.h"
diff --git a/src/mainboard/google/nyan/chromeos.c b/src/mainboard/google/nyan/chromeos.c
index c4d98b7..1210f75 100644
--- a/src/mainboard/google/nyan/chromeos.c
+++ b/src/mainboard/google/nyan/chromeos.c
@@ -18,13 +18,13 @@
*/
#include <boot/coreboot_tables.h>
+#include <bootmode.h>
#include <console/console.h>
#include <ec/google/chromeec/ec.h>
#include <ec/google/chromeec/ec_commands.h>
+#include <soc/gpio.h>
#include <string.h>
#include <vendorcode/google/chromeos/chromeos.h>
-#include <bootmode.h>
-#include <soc/nvidia/tegra124/gpio.h>
void fill_lb_gpios(struct lb_gpios *gpios)
{
diff --git a/src/mainboard/google/nyan/early_configs.c b/src/mainboard/google/nyan/early_configs.c
index c1f5f9b..046e2bd 100644
--- a/src/mainboard/google/nyan/early_configs.c
+++ b/src/mainboard/google/nyan/early_configs.c
@@ -19,9 +19,9 @@
#include <soc/addressmap.h>
#include <soc/clock.h>
+#include <soc/early_configs.h>
+#include <soc/gpio.h>
#include <soc/nvidia/tegra/i2c.h>
-#include <soc/nvidia/tegra124/gpio.h>
-#include <soc/nvidia/tegra124/early_configs.h>
static struct clk_rst_ctlr *clk_rst = (void *)TEGRA_CLK_RST_BASE;
diff --git a/src/mainboard/google/nyan/mainboard.c b/src/mainboard/google/nyan/mainboard.c
index e52db83..f4aa93a 100644
--- a/src/mainboard/google/nyan/mainboard.c
+++ b/src/mainboard/google/nyan/mainboard.c
@@ -23,13 +23,13 @@
#include <boot/coreboot_tables.h>
#include <soc/addressmap.h>
#include <soc/clock.h>
+#include <soc/clk_rst.h>
+#include <soc/gpio.h>
+#include <soc/mc.h>
#include <soc/nvidia/tegra/i2c.h>
-#include <soc/nvidia/tegra124/clk_rst.h>
-#include <soc/nvidia/tegra124/gpio.h>
-#include <soc/nvidia/tegra124/mc.h>
-#include <soc/nvidia/tegra124/pmc.h>
-#include <soc/nvidia/tegra124/spi.h>
#include <soc/nvidia/tegra/usb.h>
+#include <soc/pmc.h>
+#include <soc/spi.h>
#include <symbols.h>
#include <vendorcode/google/chromeos/chromeos.h>
diff --git a/src/mainboard/google/nyan/memlayout.ld b/src/mainboard/google/nyan/memlayout.ld
index 33ce644..ead7f47 100644
--- a/src/mainboard/google/nyan/memlayout.ld
+++ b/src/mainboard/google/nyan/memlayout.ld
@@ -1 +1 @@
-#include <soc/nvidia/tegra124/memlayout.ld>
+#include <soc/memlayout.ld>
diff --git a/src/mainboard/google/nyan/pmic.c b/src/mainboard/google/nyan/pmic.c
index b290871..cfafff1 100644
--- a/src/mainboard/google/nyan/pmic.c
+++ b/src/mainboard/google/nyan/pmic.c
@@ -18,15 +18,15 @@
* Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
*/
+#include <boardid.h>
#include <console/console.h>
#include <delay.h>
#include <device/i2c.h>
#include <stdint.h>
#include <stdlib.h>
+#include <reset.h>
-#include <boardid.h>
#include "pmic.h"
-#include <reset.h>
enum {
AS3722_I2C_ADDR = 0x40
diff --git a/src/mainboard/google/nyan/reset.c b/src/mainboard/google/nyan/reset.c
index 05cca27..de096c6 100644
--- a/src/mainboard/google/nyan/reset.c
+++ b/src/mainboard/google/nyan/reset.c
@@ -18,7 +18,7 @@
*/
#include <arch/io.h>
-#include <soc/nvidia/tegra124/gpio.h>
+#include <soc/gpio.h>
#include <reset.h>
void hard_reset(void)
diff --git a/src/mainboard/google/nyan/romstage.c b/src/mainboard/google/nyan/romstage.c
index f2077bb..83d2eef 100644
--- a/src/mainboard/google/nyan/romstage.c
+++ b/src/mainboard/google/nyan/romstage.c
@@ -27,20 +27,21 @@
#include <reset.h>
#include <program_loading.h>
#include <romstage_handoff.h>
-#include <vendorcode/google/chromeos/chromeos.h>
-#include "sdram_configs.h"
-#include <soc/nvidia/tegra/i2c.h>
-#include <soc/nvidia/tegra124/cache.h>
-#include <soc/nvidia/tegra124/chip.h>
-#include <soc/nvidia/tegra124/clk_rst.h>
-#include <soc/nvidia/tegra124/early_configs.h>
-#include <soc/nvidia/tegra124/power.h>
-#include <soc/nvidia/tegra124/sdram.h>
#include <soc/addressmap.h>
+#include <soc/cache.h>
+#include <soc/clk_rst.h>
#include <soc/clock.h>
#include <soc/display.h>
+#include <soc/early_configs.h>
+#include <soc/nvidia/tegra/i2c.h>
+#include <soc/nvidia/tegra124/chip.h>
+#include <soc/power.h>
+#include <soc/sdram.h>
#include <symbols.h>
#include <timestamp.h>
+#include <vendorcode/google/chromeos/chromeos.h>
+
+#include "sdram_configs.h"
static void __attribute__((noinline)) romstage(void)
{
diff --git a/src/mainboard/google/nyan/sdram_configs.c b/src/mainboard/google/nyan/sdram_configs.c
index 3b774b2..d99f6bd 100644
--- a/src/mainboard/google/nyan/sdram_configs.c
+++ b/src/mainboard/google/nyan/sdram_configs.c
@@ -18,7 +18,8 @@
*/
#include <console/console.h>
-#include <soc/nvidia/tegra124/sdram.h>
+#include <soc/sdram.h>
+
#include "sdram_configs.h"
static struct sdram_params sdram_configs[] = {
diff --git a/src/mainboard/google/nyan/sdram_configs.h b/src/mainboard/google/nyan/sdram_configs.h
index e0ea1e2..4a5ae68 100644
--- a/src/mainboard/google/nyan/sdram_configs.h
+++ b/src/mainboard/google/nyan/sdram_configs.h
@@ -20,7 +20,7 @@
#ifndef __MAINBOARD_GOOGLE_NYAN_SDRAM_CONFIG_H__
#define __MAINBOARD_GOOGLE_NYAN_SDRAM_CONFIG_H__
-#include <soc/nvidia/tegra124/sdram_param.h>
+#include <soc/sdram_param.h>
/* Loads SDRAM configurations for current system. */
const struct sdram_params *get_sdram_config(void);
diff --git a/src/mainboard/google/nyan_big/boardid.c b/src/mainboard/google/nyan_big/boardid.c
index 3a22ded..335da87 100644
--- a/src/mainboard/google/nyan_big/boardid.c
+++ b/src/mainboard/google/nyan_big/boardid.c
@@ -17,12 +17,11 @@
* Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
*/
+#include <boardid.h>
#include <console/console.h>
-#include <soc/nvidia/tegra124/gpio.h>
+#include <soc/gpio.h>
#include <stdlib.h>
-#include <boardid.h>
-
uint8_t board_id(void)
{
static int id = -1;
diff --git a/src/mainboard/google/nyan_big/bootblock.c b/src/mainboard/google/nyan_big/bootblock.c
index 05bb1c9..b24862e 100644
--- a/src/mainboard/google/nyan_big/bootblock.c
+++ b/src/mainboard/google/nyan_big/bootblock.c
@@ -22,12 +22,12 @@
#include <console/console.h>
#include <device/i2c.h>
#include <soc/addressmap.h>
+#include <soc/clk_rst.h>
#include <soc/clock.h>
+#include <soc/gpio.h>
#include <soc/nvidia/tegra/i2c.h>
-#include <soc/nvidia/tegra124/clk_rst.h>
-#include <soc/nvidia/tegra124/gpio.h>
-#include <soc/nvidia/tegra124/pinmux.h>
-#include <soc/nvidia/tegra124/spi.h> /* FIXME: move back to soc code? */
+#include <soc/pinmux.h>
+#include <soc/spi.h> /* FIXME: move back to soc code? */
#include "pmic.h"
diff --git a/src/mainboard/google/nyan_big/chromeos.c b/src/mainboard/google/nyan_big/chromeos.c
index 054abf6..28da053 100644
--- a/src/mainboard/google/nyan_big/chromeos.c
+++ b/src/mainboard/google/nyan_big/chromeos.c
@@ -18,13 +18,13 @@
*/
#include <boot/coreboot_tables.h>
+#include <bootmode.h>
#include <console/console.h>
#include <ec/google/chromeec/ec.h>
#include <ec/google/chromeec/ec_commands.h>
+#include <soc/gpio.h>
#include <string.h>
#include <vendorcode/google/chromeos/chromeos.h>
-#include <bootmode.h>
-#include <soc/nvidia/tegra124/gpio.h>
void fill_lb_gpios(struct lb_gpios *gpios)
{
diff --git a/src/mainboard/google/nyan_big/early_configs.c b/src/mainboard/google/nyan_big/early_configs.c
index c1f5f9b..046e2bd 100644
--- a/src/mainboard/google/nyan_big/early_configs.c
+++ b/src/mainboard/google/nyan_big/early_configs.c
@@ -19,9 +19,9 @@
#include <soc/addressmap.h>
#include <soc/clock.h>
+#include <soc/early_configs.h>
+#include <soc/gpio.h>
#include <soc/nvidia/tegra/i2c.h>
-#include <soc/nvidia/tegra124/gpio.h>
-#include <soc/nvidia/tegra124/early_configs.h>
static struct clk_rst_ctlr *clk_rst = (void *)TEGRA_CLK_RST_BASE;
diff --git a/src/mainboard/google/nyan_big/mainboard.c b/src/mainboard/google/nyan_big/mainboard.c
index 05f6fae..63d9d5c 100644
--- a/src/mainboard/google/nyan_big/mainboard.c
+++ b/src/mainboard/google/nyan_big/mainboard.c
@@ -18,17 +18,17 @@
*/
#include <arch/io.h>
+#include <boot/coreboot_tables.h>
#include <device/device.h>
#include <elog.h>
-#include <boot/coreboot_tables.h>
#include <soc/addressmap.h>
+#include <soc/clk_rst.h>
#include <soc/clock.h>
+#include <soc/gpio.h>
+#include <soc/mc.h>
#include <soc/nvidia/tegra/i2c.h>
-#include <soc/nvidia/tegra124/clk_rst.h>
-#include <soc/nvidia/tegra124/gpio.h>
-#include <soc/nvidia/tegra124/mc.h>
-#include <soc/nvidia/tegra124/pmc.h>
-#include <soc/nvidia/tegra124/spi.h>
+#include <soc/pmc.h>
+#include <soc/spi.h>
#include <soc/nvidia/tegra/usb.h>
#include <symbols.h>
#include <vendorcode/google/chromeos/chromeos.h>
diff --git a/src/mainboard/google/nyan_big/memlayout.ld b/src/mainboard/google/nyan_big/memlayout.ld
index 33ce644..ead7f47 100644
--- a/src/mainboard/google/nyan_big/memlayout.ld
+++ b/src/mainboard/google/nyan_big/memlayout.ld
@@ -1 +1 @@
-#include <soc/nvidia/tegra124/memlayout.ld>
+#include <soc/memlayout.ld>
diff --git a/src/mainboard/google/nyan_big/pmic.c b/src/mainboard/google/nyan_big/pmic.c
index c89db28..f57bf08 100644
--- a/src/mainboard/google/nyan_big/pmic.c
+++ b/src/mainboard/google/nyan_big/pmic.c
@@ -18,15 +18,15 @@
* Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
*/
+#include <boardid.h>
#include <console/console.h>
#include <delay.h>
#include <device/i2c.h>
#include <stdint.h>
#include <stdlib.h>
+#include <reset.h>
-#include <boardid.h>
#include "pmic.h"
-#include <reset.h>
enum {
AS3722_I2C_ADDR = 0x40
diff --git a/src/mainboard/google/nyan_big/reset.c b/src/mainboard/google/nyan_big/reset.c
index 05cca27..de096c6 100644
--- a/src/mainboard/google/nyan_big/reset.c
+++ b/src/mainboard/google/nyan_big/reset.c
@@ -18,7 +18,7 @@
*/
#include <arch/io.h>
-#include <soc/nvidia/tegra124/gpio.h>
+#include <soc/gpio.h>
#include <reset.h>
void hard_reset(void)
diff --git a/src/mainboard/google/nyan_big/romstage.c b/src/mainboard/google/nyan_big/romstage.c
index f2077bb..83d2eef 100644
--- a/src/mainboard/google/nyan_big/romstage.c
+++ b/src/mainboard/google/nyan_big/romstage.c
@@ -27,20 +27,21 @@
#include <reset.h>
#include <program_loading.h>
#include <romstage_handoff.h>
-#include <vendorcode/google/chromeos/chromeos.h>
-#include "sdram_configs.h"
-#include <soc/nvidia/tegra/i2c.h>
-#include <soc/nvidia/tegra124/cache.h>
-#include <soc/nvidia/tegra124/chip.h>
-#include <soc/nvidia/tegra124/clk_rst.h>
-#include <soc/nvidia/tegra124/early_configs.h>
-#include <soc/nvidia/tegra124/power.h>
-#include <soc/nvidia/tegra124/sdram.h>
#include <soc/addressmap.h>
+#include <soc/cache.h>
+#include <soc/clk_rst.h>
#include <soc/clock.h>
#include <soc/display.h>
+#include <soc/early_configs.h>
+#include <soc/nvidia/tegra/i2c.h>
+#include <soc/nvidia/tegra124/chip.h>
+#include <soc/power.h>
+#include <soc/sdram.h>
#include <symbols.h>
#include <timestamp.h>
+#include <vendorcode/google/chromeos/chromeos.h>
+
+#include "sdram_configs.h"
static void __attribute__((noinline)) romstage(void)
{
diff --git a/src/mainboard/google/nyan_big/sdram_configs.c b/src/mainboard/google/nyan_big/sdram_configs.c
index 748b6dc..7904b4e 100644
--- a/src/mainboard/google/nyan_big/sdram_configs.c
+++ b/src/mainboard/google/nyan_big/sdram_configs.c
@@ -18,7 +18,8 @@
*/
#include <console/console.h>
-#include <soc/nvidia/tegra124/sdram.h>
+#include <soc/sdram.h>
+
#include "sdram_configs.h"
static struct sdram_params sdram_configs[] = {
diff --git a/src/mainboard/google/nyan_big/sdram_configs.h b/src/mainboard/google/nyan_big/sdram_configs.h
index 4bf376c..6c3bda0 100644
--- a/src/mainboard/google/nyan_big/sdram_configs.h
+++ b/src/mainboard/google/nyan_big/sdram_configs.h
@@ -20,7 +20,7 @@
#ifndef __MAINBOARD_GOOGLE_NYAN_BIG_SDRAM_CONFIG_H__
#define __MAINBOARD_GOOGLE_NYAN_BIG_SDRAM_CONFIG_H__
-#include <soc/nvidia/tegra124/sdram_param.h>
+#include <soc/sdram_param.h>
/* Loads SDRAM configurations for current system. */
const struct sdram_params *get_sdram_config(void);
diff --git a/src/mainboard/google/nyan_blaze/boardid.c b/src/mainboard/google/nyan_blaze/boardid.c
index 3a22ded..335da87 100644
--- a/src/mainboard/google/nyan_blaze/boardid.c
+++ b/src/mainboard/google/nyan_blaze/boardid.c
@@ -17,12 +17,11 @@
* Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
*/
+#include <boardid.h>
#include <console/console.h>
-#include <soc/nvidia/tegra124/gpio.h>
+#include <soc/gpio.h>
#include <stdlib.h>
-#include <boardid.h>
-
uint8_t board_id(void)
{
static int id = -1;
diff --git a/src/mainboard/google/nyan_blaze/bootblock.c b/src/mainboard/google/nyan_blaze/bootblock.c
index 05bb1c9..b24862e 100644
--- a/src/mainboard/google/nyan_blaze/bootblock.c
+++ b/src/mainboard/google/nyan_blaze/bootblock.c
@@ -22,12 +22,12 @@
#include <console/console.h>
#include <device/i2c.h>
#include <soc/addressmap.h>
+#include <soc/clk_rst.h>
#include <soc/clock.h>
+#include <soc/gpio.h>
#include <soc/nvidia/tegra/i2c.h>
-#include <soc/nvidia/tegra124/clk_rst.h>
-#include <soc/nvidia/tegra124/gpio.h>
-#include <soc/nvidia/tegra124/pinmux.h>
-#include <soc/nvidia/tegra124/spi.h> /* FIXME: move back to soc code? */
+#include <soc/pinmux.h>
+#include <soc/spi.h> /* FIXME: move back to soc code? */
#include "pmic.h"
diff --git a/src/mainboard/google/nyan_blaze/chromeos.c b/src/mainboard/google/nyan_blaze/chromeos.c
index da017ea..0b944d1 100644
--- a/src/mainboard/google/nyan_blaze/chromeos.c
+++ b/src/mainboard/google/nyan_blaze/chromeos.c
@@ -21,9 +21,9 @@
#include <console/console.h>
#include <ec/google/chromeec/ec.h>
#include <ec/google/chromeec/ec_commands.h>
+#include <soc/gpio.h>
#include <string.h>
#include <vendorcode/google/chromeos/chromeos.h>
-#include <soc/nvidia/tegra124/gpio.h>
//enum {
// ACTIVE_LOW = 0,
diff --git a/src/mainboard/google/nyan_blaze/early_configs.c b/src/mainboard/google/nyan_blaze/early_configs.c
index c1f5f9b..020f3fd 100644
--- a/src/mainboard/google/nyan_blaze/early_configs.c
+++ b/src/mainboard/google/nyan_blaze/early_configs.c
@@ -19,9 +19,9 @@
#include <soc/addressmap.h>
#include <soc/clock.h>
+#include <soc/gpio.h>
+#include <soc/early_configs.h>
#include <soc/nvidia/tegra/i2c.h>
-#include <soc/nvidia/tegra124/gpio.h>
-#include <soc/nvidia/tegra124/early_configs.h>
static struct clk_rst_ctlr *clk_rst = (void *)TEGRA_CLK_RST_BASE;
diff --git a/src/mainboard/google/nyan_blaze/mainboard.c b/src/mainboard/google/nyan_blaze/mainboard.c
index 5f1cb49..da49377 100644
--- a/src/mainboard/google/nyan_blaze/mainboard.c
+++ b/src/mainboard/google/nyan_blaze/mainboard.c
@@ -18,18 +18,18 @@
*/
#include <arch/io.h>
+#include <boot/coreboot_tables.h>
#include <device/device.h>
#include <elog.h>
-#include <boot/coreboot_tables.h>
#include <soc/addressmap.h>
#include <soc/clock.h>
+#include <soc/clk_rst.h>
+#include <soc/gpio.h>
+#include <soc/mc.h>
#include <soc/nvidia/tegra/i2c.h>
-#include <soc/nvidia/tegra124/clk_rst.h>
-#include <soc/nvidia/tegra124/gpio.h>
-#include <soc/nvidia/tegra124/mc.h>
-#include <soc/nvidia/tegra124/pmc.h>
-#include <soc/nvidia/tegra124/spi.h>
#include <soc/nvidia/tegra/usb.h>
+#include <soc/pmc.h>
+#include <soc/spi.h>
#include <symbols.h>
#include <vendorcode/google/chromeos/chromeos.h>
diff --git a/src/mainboard/google/nyan_blaze/memlayout.ld b/src/mainboard/google/nyan_blaze/memlayout.ld
index 33ce644..ead7f47 100644
--- a/src/mainboard/google/nyan_blaze/memlayout.ld
+++ b/src/mainboard/google/nyan_blaze/memlayout.ld
@@ -1 +1 @@
-#include <soc/nvidia/tegra124/memlayout.ld>
+#include <soc/memlayout.ld>
diff --git a/src/mainboard/google/nyan_blaze/pmic.c b/src/mainboard/google/nyan_blaze/pmic.c
index c89db28..f57bf08 100644
--- a/src/mainboard/google/nyan_blaze/pmic.c
+++ b/src/mainboard/google/nyan_blaze/pmic.c
@@ -18,15 +18,15 @@
* Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
*/
+#include <boardid.h>
#include <console/console.h>
#include <delay.h>
#include <device/i2c.h>
#include <stdint.h>
#include <stdlib.h>
+#include <reset.h>
-#include <boardid.h>
#include "pmic.h"
-#include <reset.h>
enum {
AS3722_I2C_ADDR = 0x40
diff --git a/src/mainboard/google/nyan_blaze/reset.c b/src/mainboard/google/nyan_blaze/reset.c
index 05cca27..de096c6 100644
--- a/src/mainboard/google/nyan_blaze/reset.c
+++ b/src/mainboard/google/nyan_blaze/reset.c
@@ -18,7 +18,7 @@
*/
#include <arch/io.h>
-#include <soc/nvidia/tegra124/gpio.h>
+#include <soc/gpio.h>
#include <reset.h>
void hard_reset(void)
diff --git a/src/mainboard/google/nyan_blaze/romstage.c b/src/mainboard/google/nyan_blaze/romstage.c
index fb1b9e2..034a929 100644
--- a/src/mainboard/google/nyan_blaze/romstage.c
+++ b/src/mainboard/google/nyan_blaze/romstage.c
@@ -27,20 +27,21 @@
#include <reset.h>
#include <program_loading.h>
#include <romstage_handoff.h>
-#include <vendorcode/google/chromeos/chromeos.h>
-#include "sdram_configs.h"
-#include <soc/nvidia/tegra/i2c.h>
-#include <soc/nvidia/tegra124/cache.h>
-#include <soc/nvidia/tegra124/chip.h>
-#include <soc/nvidia/tegra124/clk_rst.h>
-#include <soc/nvidia/tegra124/early_configs.h>
-#include <soc/nvidia/tegra124/power.h>
-#include <soc/nvidia/tegra124/sdram.h>
#include <soc/addressmap.h>
+#include <soc/cache.h>
+#include <soc/clk_rst.h>
#include <soc/clock.h>
#include <soc/display.h>
+#include <soc/early_configs.h>
+#include <soc/nvidia/tegra/i2c.h>
+#include <soc/nvidia/tegra124/chip.h>
+#include <soc/power.h>
+#include <soc/sdram.h>
#include <symbols.h>
#include <timestamp.h>
+#include <vendorcode/google/chromeos/chromeos.h>
+
+#include "sdram_configs.h"
static void __attribute__((noinline)) romstage(void)
{
diff --git a/src/mainboard/google/nyan_blaze/sdram_configs.c b/src/mainboard/google/nyan_blaze/sdram_configs.c
index 6fb517d..94c9203 100644
--- a/src/mainboard/google/nyan_blaze/sdram_configs.c
+++ b/src/mainboard/google/nyan_blaze/sdram_configs.c
@@ -18,7 +18,8 @@
*/
#include <console/console.h>
-#include <soc/nvidia/tegra124/sdram.h>
+#include <soc/sdram.h>
+
#include "sdram_configs.h"
static struct sdram_params sdram_configs[] = {
diff --git a/src/mainboard/google/nyan_blaze/sdram_configs.h b/src/mainboard/google/nyan_blaze/sdram_configs.h
index 26fd048..e5f9873 100644
--- a/src/mainboard/google/nyan_blaze/sdram_configs.h
+++ b/src/mainboard/google/nyan_blaze/sdram_configs.h
@@ -20,7 +20,7 @@
#ifndef __MAINBOARD_GOOGLE_NYAN_BLAZE_SDRAM_CONFIG_H__
#define __MAINBOARD_GOOGLE_NYAN_BLAZE_SDRAM_CONFIG_H__
-#include <soc/nvidia/tegra124/sdram_param.h>
+#include <soc/sdram_param.h>
/* Loads SDRAM configurations for current system. */
const struct sdram_params *get_sdram_config(void);
diff --git a/src/soc/nvidia/tegra/displayport.h b/src/soc/nvidia/tegra/displayport.h
index 5bf8423..b7face5 100644
--- a/src/soc/nvidia/tegra/displayport.h
+++ b/src/soc/nvidia/tegra/displayport.h
@@ -17,6 +17,8 @@
#ifndef __SOC_NVIDIA_TEGRA_DISPLAYPORT_H__
#define __SOC_NVIDIA_TEGRA_DISPLAYPORT_H__
+#include <soc/sor.h>
+
/* things we can't get rid of just yet. */
#define DPAUX_INTR_EN_AUX (0x1)
#define DPAUX_INTR_AUX (0x5)
diff --git a/src/soc/nvidia/tegra/software_i2c.c b/src/soc/nvidia/tegra/software_i2c.c
index b50fb4f..35fc1af 100644
--- a/src/soc/nvidia/tegra/software_i2c.c
+++ b/src/soc/nvidia/tegra/software_i2c.c
@@ -18,8 +18,8 @@
*/
#include <device/i2c.h>
-#include <soc/nvidia/tegra124/gpio.h>
-#include <soc/nvidia/tegra124/pinmux.h>
+#include <soc/gpio.h>
+#include <soc/pinmux.h>
#include "i2c.h"
diff --git a/src/soc/nvidia/tegra124/bootblock.c b/src/soc/nvidia/tegra124/bootblock.c
index 1ccc394..7318ad6 100644
--- a/src/soc/nvidia/tegra124/bootblock.c
+++ b/src/soc/nvidia/tegra124/bootblock.c
@@ -25,9 +25,9 @@
#include <program_loading.h>
#include <soc/clock.h>
#include <soc/nvidia/tegra/apbmisc.h>
+#include <soc/pinmux.h>
+#include <soc/power.h>
#include <vendorcode/google/chromeos/chromeos.h>
-#include "pinmux.h"
-#include "power.h"
static void run_next_stage(void *entry)
{
diff --git a/src/soc/nvidia/tegra124/cache.c b/src/soc/nvidia/tegra124/cache.c
index 55e6254..a925eaf 100644
--- a/src/soc/nvidia/tegra124/cache.c
+++ b/src/soc/nvidia/tegra124/cache.c
@@ -18,8 +18,8 @@
*/
#include <arch/cache.h>
+#include <soc/cache.h>
#include <stdint.h>
-#include "cache.h"
enum {
L2CTLR_ECC_PARITY = 0x1 << 21,
diff --git a/src/soc/nvidia/tegra124/cache.h b/src/soc/nvidia/tegra124/cache.h
deleted file mode 100644
index 3723cd7..0000000
--- a/src/soc/nvidia/tegra124/cache.h
+++ /dev/null
@@ -1,20 +0,0 @@
-/*
- * This file is part of the coreboot project.
- *
- * Copyright (C) 2014 Google, Inc.
- *
- * This program is free software; you can redistribute it and/or modify
- * it under the terms of the GNU General Public License as published by
- * the Free Software Foundation; version 2 of the License.
- *
- * This program is distributed in the hope that it will be useful,
- * but WITHOUT ANY WARRANTY; without even the implied warranty of
- * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
- * GNU General Public License for more details.
- *
- * You should have received a copy of the GNU General Public License
- * along with this program; if not, write to the Free Software
- * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
- */
-
-void configure_l2_cache(void);
diff --git a/src/soc/nvidia/tegra124/cbfs.c b/src/soc/nvidia/tegra124/cbfs.c
index d56050d..33a7258 100644
--- a/src/soc/nvidia/tegra124/cbfs.c
+++ b/src/soc/nvidia/tegra124/cbfs.c
@@ -19,10 +19,9 @@
#include <cbfs.h> /* This driver serves as a CBFS media source. */
+#include <soc/spi.h>
#include <symbols.h>
-#include "spi.h"
-
int init_default_cbfs_media(struct cbfs_media *media)
{
return initialize_tegra_spi_cbfs_media(media,
diff --git a/src/soc/nvidia/tegra124/cbmem.c b/src/soc/nvidia/tegra124/cbmem.c
index 9a754a0..fcc19da 100644
--- a/src/soc/nvidia/tegra124/cbmem.c
+++ b/src/soc/nvidia/tegra124/cbmem.c
@@ -19,7 +19,7 @@
#include <cbmem.h>
#include <soc/display.h>
-#include <soc/nvidia/tegra124/sdram.h>
+#include <soc/sdram.h>
void *cbmem_top(void)
{
diff --git a/src/soc/nvidia/tegra124/chip.h b/src/soc/nvidia/tegra124/chip.h
index 08e96ab..c3652a1 100644
--- a/src/soc/nvidia/tegra124/chip.h
+++ b/src/soc/nvidia/tegra124/chip.h
@@ -21,7 +21,7 @@
#define __SOC_NVIDIA_TEGRA124_CHIP_H__
#include <arch/cache.h>
#include <soc/addressmap.h>
-#include "gpio.h"
+#include <soc/gpio.h>
#define EFAULT 1
#define EINVAL 2
diff --git a/src/soc/nvidia/tegra124/clk_rst.h b/src/soc/nvidia/tegra124/clk_rst.h
deleted file mode 100644
index d2249f7..0000000
--- a/src/soc/nvidia/tegra124/clk_rst.h
+++ /dev/null
@@ -1,551 +0,0 @@
-/*
- * Copyright (c) 2013, NVIDIA CORPORATION. All rights reserved.
- *
- * This program is free software; you can redistribute it and/or modify it
- * under the terms and conditions of the GNU General Public License,
- * version 2, as published by the Free Software Foundation.
- *
- * This program is distributed in the hope it will be useful, but WITHOUT
- * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
- * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
- * more details.
- *
- * You should have received a copy of the GNU General Public License
- * along with this program. If not, see <http://www.gnu.org/licenses/>.
- */
-
-#ifndef _TEGRA124_CLK_RST_H_
-#define _TEGRA124_CLK_RST_H_
-
-/* Clock/Reset Controller (CLK_RST_CONTROLLER_) regs */
-struct __attribute__ ((__packed__)) clk_rst_ctlr {
- u32 rst_src; /* _RST_SOURCE, 0x000 */
- u32 rst_dev_l; /* _RST_DEVICES_L, 0x004 */
- u32 rst_dev_h; /* _RST_DEVICES_H, 0x008 */
- u32 rst_dev_u; /* _RST_DEVICES_U, 0x00c */
- u32 clk_out_enb_l; /* _CLK_OUT_ENB_L, 0x010 */
- u32 clk_out_enb_h; /* _CLK_OUT_ENB_H, 0x014 */
- u32 clk_out_enb_u; /* _CLK_OUT_ENB_U, 0x018 */
- u32 _rsv0; /* 0x01c */
- u32 cclk_brst_pol; /* _CCLK_BURST_POLICY, 0x020 */
- u32 super_cclk_div; /* _SUPER_CCLK_DIVIDER, 0x024 */
- u32 sclk_brst_pol; /* _SCLK_BURST_POLICY, 0x028 */
- u32 super_sclk_div; /* _SUPER_SCLK_DIVIDER, 0x02C */
- u32 clk_sys_rate; /* _CLK_SYSTEM_RATE, 0x030 */
- u32 _rsv1[3]; /* 0x034-03c */
- u32 cop_clk_skip_plcy; /* _COP_CLK_SKIP_POLICY, 0x040 */
- u32 clk_mask_arm; /* _CLK_MASK_ARM, 0x044 */
- u32 misc_clk_enb; /* _MISC_CLK_ENB, 0x048 */
- u32 clk_cpu_cmplx; /* _CLK_CPU_CMPLX, 0x04C */
- u32 osc_ctrl; /* _OSC_CTRL, 0x050 */
- u32 pll_lfsr; /* _PLL_LFSR, 0x054 */
- u32 osc_freq_det; /* _OSC_FREQ_DET, 0x058 */
- u32 osc_freq_det_stat; /* _OSC_FREQ_DET_STATUS, 0x05C */
- u32 _rsv2[8]; /* 0x060-07C */
- u32 pllc_base; /* _PLLC_BASE, 0x080 */
- u32 pllc_out; /* _PLLC_OUT, 0x084 */
- u32 pllc_misc2; /* _PLLC_MISC2, 0x088 */
- u32 pllc_misc; /* _PLLC_MISC, 0x08c */
- u32 pllm_base; /* _PLLM_BASE, 0x090 */
- u32 pllm_out; /* _PLLM_OUT, 0x094 */
- u32 pllm_misc1; /* _PLLM_MISC1, 0x098 */
- u32 pllm_misc2; /* _PLLM_MISC2, 0x09c */
- u32 pllp_base; /* _PLLP_BASE, 0x0a0 */
- u32 pllp_outa; /* _PLLP_OUTA, 0x0a4 */
- u32 pllp_outb; /* _PLLP_OUTB, 0x0a8 */
- u32 pllp_misc; /* _PLLP_MISC, 0x0ac */
- u32 plla_base; /* _PLLA_BASE, 0x0b0 */
- u32 plla_out; /* _PLLA_OUT, 0x0b4 */
- u32 _rsv3; /* 0x0b8 */
- u32 plla_misc; /* _PLLA_MISC, 0x0bc */
- u32 pllu_base; /* _PLLU_BASE, 0x0c0 */
- u32 _rsv4[2]; /* 0x0c4-0c8 */
- u32 pllu_misc; /* _PLLU_MISC, 0x0cc */
- u32 plld_base; /* _PLLD_BASE, 0x0d0 */
- u32 _rsv5[2]; /* 0x0d4-0d8 */
- u32 plld_misc; /* _PLLD_MISC, 0x0dc */
- u32 pllx_base; /* _PLLX_BASE, 0x0e0 */
- u32 pllx_misc; /* _PLLX_MISC, 0x0e4 */
- u32 plle_base; /* _PLLE_BASE, 0x0e8 */
- u32 plle_misc; /* _PLLE_MISC, 0x0ec */
- u32 plls_base; /* _PLLS_BASE, 0x0f0 */
- u32 plls_misc; /* _PLLS_MISC, 0x0f4 */
- u32 _rsv6[2]; /* 0x0f8-0fc */
- u32 clk_src_i2s1; /* _CLK_SOURCE_I2S1, 0x100 */
- u32 clk_src_i2s2; /* _CLK_SOURCE_I2S2, 0x104 */
- u32 clk_src_spdif_out; /* _CLK_SOURCE_SPDIF_OUT, 0x108 */
- u32 clk_src_spdif_in; /* _CLK_SOURCE_SPDIF_IN, 0x10c */
- u32 clk_src_pwm; /* _CLK_SOURCE_PWM, 0x110 */
- u32 _rsv7; /* 0x114 */
- u32 clk_src_sbc2; /* _CLK_SOURCE_SBC2, 0x118 */
- u32 clk_src_sbc3; /* _CLK_SOURCE_SBC3, 0x11c */
- u32 _rsv8; /* 0x120 */
- u32 clk_src_i2c1; /* _CLK_SOURCE_I2C1, 0x124 */
- u32 clk_src_i2c5; /* _CLK_SOURCE_I2C5, 0x128 */
- u32 _rsv9[2]; /* 0x12c-130 */
- u32 clk_src_sbc1; /* _CLK_SOURCE_SBC1, 0x134 */
- u32 clk_src_disp1; /* _CLK_SOURCE_DISP1, 0x138 */
- u32 clk_src_disp2; /* _CLK_SOURCE_DISP2, 0x13c */
- u32 _rsv10[2]; /* 0x140-144 */
- u32 clk_src_vi; /* _CLK_SOURCE_VI, 0x148 */
- u32 _rsv11; /* 0x14c */
- u32 clk_src_sdmmc1; /* _CLK_SOURCE_SDMMC1, 0x150 */
- u32 clk_src_sdmmc2; /* _CLK_SOURCE_SDMMC2, 0x154 */
- u32 clk_src_g3d; /* _CLK_SOURCE_G3D, 0x158 */
- u32 clk_src_g2d; /* _CLK_SOURCE_G2D, 0x15c */
- u32 clk_src_ndflash; /* _CLK_SOURCE_NDFLASH, 0x160 */
- u32 clk_src_sdmmc4; /* _CLK_SOURCE_SDMMC4, 0x164 */
- u32 clk_src_vfir; /* _CLK_SOURCE_VFIR, 0x168 */
- u32 clk_src_epp; /* _CLK_SOURCE_EPP, 0x16c */
- u32 clk_src_mpe; /* _CLK_SOURCE_MPE, 0x170 */
- u32 clk_src_hsi; /* _CLK_SOURCE_HSI, 0x174 */
- u32 clk_src_uarta; /* _CLK_SOURCE_UARTA, 0x178 */
- u32 clk_src_uartb; /* _CLK_SOURCE_UARTB, 0x17c */
- u32 clk_src_host1x; /* _CLK_SOURCE_HOST1X, 0x180 */
- u32 _rsv12[2]; /* 0x184-188 */
- u32 clk_src_hdmi; /* _CLK_SOURCE_HDMI, 0x18c */
- u32 _rsv13[2]; /* 0x190-194 */
- u32 clk_src_i2c2; /* _CLK_SOURCE_I2C2, 0x198 */
- u32 clk_src_emc; /* _CLK_SOURCE_EMC, 0x19c */
- u32 clk_src_uartc; /* _CLK_SOURCE_UARTC, 0x1a0 */
- u32 _rsv14; /* 0x1a4 */
- u32 clk_src_vi_sensor; /* _CLK_SOURCE_VI_SENSOR, 0x1a8 */
- u32 _rsv15[2]; /* 0x1ac-1b0 */
- u32 clk_src_sbc4; /* _CLK_SOURCE_SBC4, 0x1b4 */
- u32 clk_src_i2c3; /* _CLK_SOURCE_I2C3, 0x1b8 */
- u32 clk_src_sdmmc3; /* _CLK_SOURCE_SDMMC3, 0x1bc */
- u32 clk_src_uartd; /* _CLK_SOURCE_UARTD, 0x1c0 */
- u32 clk_src_uarte; /* _CLK_SOURCE_UARTE, 0x1c4 */
- u32 clk_src_vde; /* _CLK_SOURCE_VDE, 0x1c8 */
- u32 clk_src_owr; /* _CLK_SOURCE_OWR, 0x1cc */
- u32 clk_src_nor; /* _CLK_SOURCE_NOR, 0x1d0 */
- u32 clk_src_csite; /* _CLK_SOURCE_CSITE, 0x1d4 */
- u32 clk_src_i2s0; /* _CLK_SOURCE_I2S0, 0x1d8 */
- u32 clk_src_dtv; /* _CLK_SOURCE_DTV, 0x1dc */
- u32 _rsv16[4]; /* 0x1e0-1ec */
- u32 clk_src_msenc; /* _CLK_SOURCE_MSENC, 0x1f0 */
- u32 clk_src_tsec; /* _CLK_SOURCE_TSEC, 0x1f4 */
- u32 _rsv17; /* 0x1f8 */
- u32 clk_src_osc; /* _CLK_SOURCE_OSC, 0x1fc */
- u32 _rsv18[32]; /* 0x200-27c */
- u32 clk_out_enb_x; /* _CLK_OUT_ENB_X_0, 0x280 */
- u32 clk_enb_x_set; /* _CLK_ENB_X_SET_0, 0x284 */
- u32 clk_enb_x_clr; /* _CLK_ENB_X_CLR_0, 0x288 */
- u32 rst_devices_x; /* _RST_DEVICES_X_0, 0x28c */
- u32 rst_dev_x_set; /* _RST_DEV_X_SET_0, 0x290 */
- u32 rst_dev_x_clr; /* _RST_DEV_X_CLR_0, 0x294 */
- u32 _rsv19[23]; /* 0x298-2f0 */
- u32 dfll_base; /* _DFLL_BASE_0, 0x2f4 */
- u32 _rsv20[2]; /* 0x2f8-2fc */
- u32 rst_dev_l_set; /* _RST_DEV_L_SET 0x300 */
- u32 rst_dev_l_clr; /* _RST_DEV_L_CLR 0x304 */
- u32 rst_dev_h_set; /* _RST_DEV_H_SET 0x308 */
- u32 rst_dev_h_clr; /* _RST_DEV_H_CLR 0x30c */
- u32 rst_dev_u_set; /* _RST_DEV_U_SET 0x310 */
- u32 rst_dev_u_clr; /* _RST_DEV_U_CLR 0x314 */
- u32 _rsv21[2]; /* 0x318-31c */
- u32 clk_enb_l_set; /* _CLK_ENB_L_SET 0x320 */
- u32 clk_enb_l_clr; /* _CLK_ENB_L_CLR 0x324 */
- u32 clk_enb_h_set; /* _CLK_ENB_H_SET 0x328 */
- u32 clk_enb_h_clr; /* _CLK_ENB_H_CLR 0x32c */
- u32 clk_enb_u_set; /* _CLK_ENB_U_SET 0x330 */
- u32 clk_enb_u_clk; /* _CLK_ENB_U_CLR 0x334 */
- u32 _rsv22; /* 0x338 */
- u32 ccplex_pg_sm_ovrd; /* _CCPLEX_PG_SM_OVRD, 0x33c */
- u32 rst_cpu_cmplx_set; /* _RST_CPU_CMPLX_SET, 0x340 */
- u32 rst_cpu_cmplx_clr; /* _RST_CPU_CMPLX_CLR, 0x344 */
- u32 clk_cpu_cmplx_set; /* _CLK_CPU_CMPLX_SET, 0x348 */
- u32 clk_cpu_cmplx_clr; /* _CLK_CPU_CMPLX_SET, 0x34c */
- u32 _rsv23[2]; /* 0x350-354 */
- u32 rst_dev_v; /* _RST_DEVICES_V, 0x358 */
- u32 rst_dev_w; /* _RST_DEVICES_W, 0x35c */
- u32 clk_out_enb_v; /* _CLK_OUT_ENB_V, 0x360 */
- u32 clk_out_enb_w; /* _CLK_OUT_ENB_W, 0x364 */
- u32 cclkg_brst_pol; /* _CCLKG_BURST_POLICY, 0x368 */
- u32 super_cclkg_div; /* _SUPER_CCLKG_DIVIDER, 0x36c */
- u32 cclklp_brst_pol; /* _CCLKLP_BURST_POLICY, 0x370 */
- u32 super_cclkp_div; /* _SUPER_CCLKLP_DIVIDER, 0x374 */
- u32 clk_cpug_cmplx; /* _CLK_CPUG_CMPLX, 0x378 */
- u32 clk_cpulp_cmplx; /* _CLK_CPULP_CMPLX, 0x37c */
- u32 cpu_softrst_ctrl; /* _CPU_SOFTRST_CTRL, 0x380 */
- u32 cpu_softrst_ctrl1; /* _CPU_SOFTRST_CTRL1, 0x384 */
- u32 cpu_softrst_ctrl2; /* _CPU_SOFTRST_CTRL2, 0x388 */
- u32 _rsv24[9]; /* 0x38c-3ac */
- u32 clk_src_g3d2; /* _CLK_SOURCE_G3D2, 0x3b0 */
- u32 clk_src_mselect; /* _CLK_SOURCE_MSELECT, 0x3b4 */
- u32 clk_src_tsensor; /* _CLK_SOURCE_TSENSOR, 0x3b8 */
- u32 clk_src_i2s3; /* _CLK_SOURCE_I2S3, 0x3bc */
- u32 clk_src_i2s4; /* _CLK_SOURCE_I2S4, 0x3c0 */
- u32 clk_src_i2c4; /* _CLK_SOURCE_I2C4, 0x3c4 */
- u32 clk_src_sbc5; /* _CLK_SOURCE_SBC5, 0x3c8 */
- u32 clk_src_sbc6; /* _CLK_SOURCE_SBC6, 0x3cc */
- u32 clk_src_audio; /* _CLK_SOURCE_AUDIO, 0x3d0 */
- u32 _rsv25; /* 0x3d4 */
- u32 clk_src_dam0; /* _CLK_SOURCE_DAM0, 0x3d8 */
- u32 clk_src_dam1; /* _CLK_SOURCE_DAM1, 0x3dc */
- u32 clk_src_dam2; /* _CLK_SOURCE_DAM2, 0x3e0 */
- u32 clk_src_hda2codec_2x; /* _CLK_SOURCE_HDA2CODEC_2X,0x3e4 */
- u32 clk_src_actmon; /* _CLK_SOURCE_ACTMON, 0x3e8 */
- u32 clk_src_extperiph1; /* _CLK_SOURCE_EXTPERIPH1, 0x3ec */
- u32 clk_src_extperiph2; /* _CLK_SOURCE_EXTPERIPH2, 0x3f0 */
- u32 clk_src_extperiph3; /* _CLK_SOURCE_EXTPERIPH3, 0x3f4 */
- u32 clk_src_nand_speed; /* _CLK_SOURCE_NAND_SPEED, 0x3f8 */
- u32 clk_src_i2c_slow; /* _CLK_SOURCE_I2C_SLOW, 0x3fc */
- u32 clk_src_sys; /* _CLK_SOURCE_SYS, 0x400 */
- u32 _rsv26[4]; /* 0x404-410 */
- u32 clk_src_sor; /* _CLK_SOURCE_SOR_0, 0x414 */
- u32 _rsv261[2]; /* 0x404-410 */
- u32 clk_src_sata_oob; /* _CLK_SOURCE_SATA_OOB, 0x420 */
- u32 clk_src_sata; /* _CLK_SOURCE_SATA, 0x424 */
- u32 clk_src_hda; /* _CLK_SOURCE_HDA, 0x428 */
- u32 _rsv27; /* 0x42c */
- u32 rst_dev_v_set; /* _RST_DEV_V_SET, 0x430 */
- u32 rst_dev_v_clr; /* _RST_DEV_V_CLR, 0x434 */
- u32 rst_dev_w_set; /* _RST_DEV_W_SET, 0x438 */
- u32 rst_dev_w_clr; /* _RST_DEV_W_CLR, 0x43c */
- u32 clk_enb_v_set; /* _CLK_ENB_V_SET, 0x440 */
- u32 clk_enb_v_clr; /* _CLK_ENB_V_CLR, 0x444 */
- u32 clk_enb_w_set; /* _CLK_ENB_W_SET, 0x448 */
- u32 clk_enb_w_clr; /* _CLK_ENB_W_CLR, 0x44c */
- u32 rst_cpug_cmplx_set; /* _RST_CPUG_CMPLX_SET, 0x450 */
- u32 rst_cpug_cmplx_clr; /* _RST_CPUG_CMPLX_CLR, 0x454 */
- u32 rst_cpulp_cmplx_set; /* _RST_CPULP_CMPLX_SET, 0x458 */
- u32 rst_cpulp_cmplx_clr; /* _RST_CPULP_CMPLX_CLR, 0x45C */
- u32 clk_cpug_cmplx_set; /* _CLK_CPUG_CMPLX_SET, 0x460 */
- u32 clk_cpug_cmplx_clr; /* _CLK_CPUG_CMPLX_CLR, 0x464 */
- u32 clk_cpulp_cmplx_set; /* _CLK_CPULP_CMPLX_SET, 0x468 */
- u32 clk_cpulp_cmplx_clr; /* _CLK_CPULP_CMPLX_CLR, 0x46c */
- u32 cpu_cmplx_status; /* _CPU_CMPLX_STATUS, 0x470 */
- u32 _rsv28; /* 0x474 */
- u32 intstatus; /* _INTSTATUS, 0x478 */
- u32 intmask; /* _INTMASK, 0x47c */
- u32 utmip_pll_cfg0; /* _UTMIP_PLL_CFG0, 0x480 */
- u32 utmip_pll_cfg1; /* _UTMIP_PLL_CFG1, 0x484 */
- u32 utmip_pll_cfg2; /* _UTMIP_PLL_CFG2, 0x488 */
- u32 plle_aux; /* _PLLE_AUX, 0x48c */
- u32 sata_pll_cfg0; /* _SATA_PLL_CFG0, 0x490 */
- u32 sata_pll_cfg1; /* _SATA_PLL_CFG1, 0x494 */
- u32 pcie_pll_cfg0; /* _PCIE_PLL_CFG0, 0x498 */
- u32 prog_audio_dly_clk; /* _PROG_AUDIO_DLY_CLK, 0x49c */
- u32 audio_sync_clk_i2s0; /* _AUDIO_SYNC_CLK_I2S0, 0x4a0 */
- u32 audio_sync_clk_i2s1; /* _AUDIO_SYNC_CLK_I2S1, 0x4a4 */
- u32 audio_sync_clk_i2s2; /* _AUDIO_SYNC_CLK_I2S2, 0x4a8 */
- u32 audio_sync_clk_i2s3; /* _AUDIO_SYNC_CLK_I2S3, 0x4ac */
- u32 audio_sync_clk_i2s4; /* _AUDIO_SYNC_CLK_I2S4, 0x4b0 */
- u32 audio_sync_clk_spdif; /* _AUDIO_SYNC_CLK_SPDIF, 0x4b4 */
- u32 plld2_base; /* _PLLD2_BASE, 0x4b8 */
- u32 plld2_misc; /* _PLLD2_MISC, 0x4bc */
- u32 utmip_pll_cfg3; /* _UTMIP_PLL_CFG3, 0x4c0 */
- u32 pllrefe_base; /* _PLLREFE_BASE, 0x4c4 */
- u32 pllrefe_misc; /* _PLLREFE_MISC, 0x4c8 */
- u32 _rsv29[7]; /* 0x4cc-4e4 */
- u32 pllc2_base; /* _PLLC2_BASE, 0x4e8 */
- u32 pllc2_misc0; /* _PLLC2_MISC_0, 0x4ec */
- u32 pllc2_misc1; /* _PLLC2_MISC_1, 0x4f0 */
- u32 pllc2_misc2; /* _PLLC2_MISC_2, 0x4f4 */
- u32 pllc2_misc3; /* _PLLC2_MISC_3, 0x4f8 */
- u32 pllc3_base; /* _PLLC3_BASE, 0x4fc */
- u32 pllc3_misc0; /* _PLLC3_MISC_0, 0x500 */
- u32 pllc3_misc1; /* _PLLC3_MISC_1, 0x504 */
- u32 pllc3_misc2; /* _PLLC3_MISC_2, 0x508 */
- u32 pllc3_misc3; /* _PLLC3_MISC_3, 0x50c */
- u32 pllx_misc1; /* _PLLX_MISC_1, 0x510 */
- u32 pllx_misc2; /* _PLLX_MISC_2, 0x514 */
- u32 pllx_misc3; /* _PLLX_MISC_3, 0x518 */
- u32 xusbio_pll_cfg0; /* _XUSBIO_PLL_CFG0, 0x51c */
- u32 xusbio_pll_cfg1; /* _XUSBIO_PLL_CFG1, 0x520 */
- u32 plle_aux1; /* _PLLE_AUX1, 0x524 */
- u32 pllp_reshift; /* _PLLP_RESHIFT, 0x528 */
- u32 utmipll_hw_pwrdn_cfg0; /* _UTMIPLL_HW_PWRDN_CFG0, 0x52c */
- u32 pllu_hw_pwrdn_cfg0; /* _PLLU_HW_PWRDN_CFG0, 0x530 */
- u32 xusb_pll_cfg0; /* _XUSB_PLL_CFG0, 0x534 */
- u32 _rsv30; /* 0x538 */
- u32 clk_cpu_misc; /* _CLK_CPU_MISC, 0x53c */
- u32 clk_cpug_misc; /* _CLK_CPUG_MISC, 0x540 */
- u32 clk_cpulp_misc; /* _CLK_CPULP_MISC, 0x544 */
- u32 pllx_hw_ctrl_cfg; /* _PLLX_HW_CTRL_CFG, 0x548 */
- u32 pllx_sw_ramp_cfg; /* _PLLX_SW_RAMP_CFG, 0x54c */
- u32 pllx_hw_ctrl_status; /* _PLLX_HW_CTRL_STATUS, 0x550 */
- u32 _rsv31; /* 0x554 */
- u32 super_gr3d_clk_div; /* _SUPER_GR3D_CLK_DIVIDER, 0x558 */
- u32 spare_reg0; /* _SPARE_REG0, 0x55c */
- u32 _rsv32[4]; /* 0x560-0x56c */
- u32 plld2_ss_cfg; /* _PLLD2_SS_CFG 0x570 */
- u32 _rsv32_1[7]; /* 0x574-58c */
- u32 plldp_base; /* _PLLDP_BASE, 0x590 */
- u32 plldp_misc; /* _PLLDP_MISC, 0x594 */
- u32 plldp_ss_cfg; /* _PLLDP_SS_CFG, 0x598 */
- u32 _rsrv32_2[25];
- u32 clk_src_xusb_core_host; /* _CLK_SOURCE_XUSB_CORE_HOST 0x600 */
- u32 clk_src_xusb_falcon; /* _CLK_SOURCE_XUSB_FALCON 0x604 */
- u32 clk_src_xusb_fs; /* _CLK_SOURCE_XUSB_FS 0x608 */
- u32 clk_src_xusb_core_dev; /* _CLK_SOURCE_XUSB_CORE_DEV 0x60c */
- u32 clk_src_xusb_ss; /* _CLK_SOURCE_XUSB_SS 0x610 */
- u32 clk_src_cilab; /* _CLK_SOURCE_CILAB 0x614 */
- u32 clk_src_cilcd; /* _CLK_SOURCE_CILCD 0x618 */
- u32 clk_src_cile; /* _CLK_SOURCE_CILE 0x61c */
- u32 clk_src_dsia_lp; /* _CLK_SOURCE_DSIA_LP 0x620 */
- u32 clk_src_dsib_lp; /* _CLK_SOURCE_DSIB_LP 0x624 */
- u32 clk_src_entropy; /* _CLK_SOURCE_ENTROPY 0x628 */
- u32 clk_src_dvfs_ref; /* _CLK_SOURCE_DVFS_REF 0x62c */
- u32 clk_src_dvfs_soc; /* _CLK_SOURCE_DVFS_SOC 0x630 */
- u32 clk_src_traceclkin; /* _CLK_SOURCE_TRACECLKIN 0x634 */
- u32 clk_src_adx0; /* _CLK_SOURCE_ADX0 0x638 */
- u32 clk_src_amx0; /* _CLK_SOURCE_AMX0 0x63c */
- u32 clk_src_emc_latency; /* _CLK_SOURCE_EMC_LATENCY 0x640 */
- u32 clk_src_soc_therm; /* _CLK_SOURCE_SOC_THERM 0x644 */
-};
-check_member(clk_rst_ctlr, clk_src_soc_therm, 0x644);
-
-#define TEGRA_DEV_L 0
-#define TEGRA_DEV_H 1
-#define TEGRA_DEV_U 2
-#define TEGRA_DEV_V 0
-#define TEGRA_DEV_W 1
-
-#define SIMPLE_PLLX (CLOCK_ID_XCPU - CLOCK_ID_FIRST_SIMPLE)
-
-/* Bits to enable/reset modules */
-#define CLK_ENB_CPU (1 << 0)
-#define SWR_TRIG_SYS_RST (1 << 2)
-#define SWR_CSITE_RST (1 << 9)
-#define CLK_ENB_CSITE (1 << 9)
-
-/* CRC_SUPER_CCLK_DIVIDER_0 0x24 */
-#define SUPER_CDIV_ENB_ENABLE (1 << 31)
-
-/* CLK_RST_CONTROLLER_MISC_CLK_ENB 0x48 */
-#define EN_PPSB_STOPCLK (1 << 0)
-
-/* CLK_RST_CONTROLLER_CLK_CPU_CMPLX_0 (0x4C) */
-#define CPU3_CLK_STP_SHIFT 11
-#define CPU2_CLK_STP_SHIFT 10
-#define CPU1_CLK_STP_SHIFT 9
-#define CPU0_CLK_STP_SHIFT 8
-#define CPU0_CLK_STP_MASK (1U << CPU0_CLK_STP_SHIFT)
-
-/* CRC_OSC_CTRL_0 0x50 */
-#define OSC_FREQ_SHIFT 28
-#define OSC_FREQ_MASK (0xf << OSC_FREQ_SHIFT)
-#define OSC_PREDIV_SHIFT 26
-#define OSC_PREDIV_MASK (0x3 << OSC_PREDIV_SHIFT)
-#define OSC_XOFS_SHIFT 4
-#define OSC_XOFS_MASK (0x3F << OSC_XOFS_SHIFT)
-#define OSC_DRIVE_STRENGTH 7
-#define OSC_XOBP (1 << 1)
-#define OSC_XOE (1 << 0)
-
-enum {
- OSC_FREQ_12 = 8, /* 12.0MHz */
- OSC_FREQ_13 = 0, /* 13.0MHz */
- OSC_FREQ_16P8 = 1, /* 16.8MHz */
- OSC_FREQ_19P2 = 4, /* 19.2MHz */
- OSC_FREQ_26 = 12, /* 26.0MHz */
- OSC_FREQ_38P4 = 5, /* 38.4MHz */
- OSC_FREQ_48 = 9, /* 48.0MHz */
-};
-
-/* CLK_RST_CONTROLLER_PLL*_BASE_0 */
-#define PLL_BASE_BYPASS (1U << 31)
-#define PLL_BASE_ENABLE (1U << 30)
-#define PLL_BASE_REF_DIS (1U << 29)
-#define PLL_BASE_OVRRIDE (1U << 28)
-#define PLL_BASE_LOCK (1U << 27)
-
-#define PLL_BASE_DIVP_SHIFT 20
-#define PLL_BASE_DIVP_MASK (7U << PLL_BASE_DIVP_SHIFT)
-
-#define PLL_BASE_DIVN_SHIFT 8
-#define PLL_BASE_DIVN_MASK (0x3ffU << PLL_BASE_DIVN_SHIFT)
-
-#define PLL_BASE_DIVM_SHIFT 0
-#define PLL_BASE_DIVM_MASK (0x1f << PLL_BASE_DIVM_SHIFT)
-
-/* SPECIAL CASE: PLLM, PLLC and PLLX use different-sized fields here */
-#define PLLCX_BASE_DIVP_MASK (0xfU << PLL_BASE_DIVP_SHIFT)
-#define PLLM_BASE_DIVP_MASK (0x1U << PLL_BASE_DIVP_SHIFT)
-#define PLLCMX_BASE_DIVN_MASK (0xffU << PLL_BASE_DIVN_SHIFT)
-#define PLLCMX_BASE_DIVM_MASK (0xffU << PLL_BASE_DIVM_SHIFT)
-
-/* PLLM specific registers */
-#define PLLM_MISC1_SETUP_SHIFT 0
-#define PLLM_MISC1_PD_LSHIFT_PH45_SHIFT 28
-#define PLLM_MISC1_PD_LSHIFT_PH90_SHIFT 29
-#define PLLM_MISC1_PD_LSHIFT_PH135_SHIFT 30
-#define PLLM_MISC2_KCP_SHIFT 1
-#define PLLM_MISC2_KVCO_SHIFT 0
-#define PLLM_OUT1_RSTN_RESET_DISABLE (1 << 0)
-
-/* Generic, indiscriminate divisor mask. May catch some innocent bystander bits
- * on the side that we don't particularly care about. */
-#define PLL_BASE_DIV_MASK (0xffffff)
-
-/* CLK_RST_CONTROLLER_PLL*_OUT*_0 */
-#define PLL_OUT_RSTN (1 << 0)
-#define PLL_OUT_CLKEN (1 << 1)
-#define PLL_OUT_OVR (1 << 2)
-
-#define PLL_OUT_RATIO_SHIFT 8
-#define PLL_OUT_RATIO_MASK (0xffU << PLL_OUT_RATIO_SHIFT)
-
-#define PLL_OUT1_SHIFT 0
-#define PLL_OUT2_SHIFT 16
-#define PLL_OUT3_SHIFT 0
-#define PLL_OUT4_SHIFT 16
-
-/* CLK_RST_CONTROLLER_PLL*_MISC_0 */
-#define PLL_MISC_DCCON (1 << 20)
-
-#define PLL_MISC_CPCON_SHIFT 8
-#define PLL_MISC_CPCON_MASK (0xfU << PLL_MISC_CPCON_SHIFT)
-
-#define PLL_MISC_LFCON_SHIFT 4
-#define PLL_MISC_LFCON_MASK (0xfU << PLL_MISC_LFCON_SHIFT)
-
-/* This bit is different all over the place. Oh joy... */
-#define PLLDPD2_MISC_LOCK_ENABLE (1 << 30)
-#define PLLC_MISC_LOCK_ENABLE (1 << 24)
-#define PLLUD_MISC_LOCK_ENABLE (1 << 22)
-#define PLLD_MISC_CLK_ENABLE (1 << 30)
-#define PLLPAXS_MISC_LOCK_ENABLE (1 << 18)
-#define PLLE_MISC_LOCK_ENABLE (1 << 9)
-
-#define PLLU_MISC_VCO_FREQ (1 << 20)
-
-/* PLLX_BASE_0 0xe0 */
-#define PLLX_BASE_PLLX_ENABLE (1 << 30)
-
-/* CLK_RST_CONTROLLER_PLLX_MISC_3 */
-#define PLLX_IDDQ_SHIFT 3
-#define PLLX_IDDQ_MASK (1U << PLLX_IDDQ_SHIFT)
-
-#define CLK_DIVISOR_MASK (0xffff)
-
-#define CLK_SOURCE_SHIFT 29
-#define CLK_SOURCE_MASK (0x7 << CLK_SOURCE_SHIFT)
-
-#define CLK_SOURCE_EMC_MC_EMC_SAME_FREQ (1 << 16)
-
-#define CLK_UART_DIV_OVERRIDE (1 << 24)
-
-/* CLK_RST_CONTROLLER_SCLK_BURST_POLICY */
-#define SCLK_SYS_STATE_SHIFT 28U
-#define SCLK_SYS_STATE_MASK (15U << SCLK_SYS_STATE_SHIFT)
-enum {
- SCLK_SYS_STATE_STDBY,
- SCLK_SYS_STATE_IDLE,
- SCLK_SYS_STATE_RUN,
- SCLK_SYS_STATE_IRQ = 4U,
- SCLK_SYS_STATE_FIQ = 8U,
-};
-#define SCLK_COP_FIQ_MASK (1 << 27)
-#define SCLK_CPU_FIQ_MASK (1 << 26)
-#define SCLK_COP_IRQ_MASK (1 << 25)
-#define SCLK_CPU_IRQ_MASK (1 << 24)
-
-#define SCLK_FIQ_SHIFT 12
-#define SCLK_FIQ_MASK (7 << SCLK_FIQ_SHIFT)
-#define SCLK_IRQ_SHIFT 8
-#define SCLK_IRQ_MASK (7 << SCLK_FIQ_SHIFT)
-#define SCLK_RUN_SHIFT 4
-#define SCLK_RUN_MASK (7 << SCLK_FIQ_SHIFT)
-#define SCLK_IDLE_SHIFT 0
-#define SCLK_IDLE_MASK (7 << SCLK_FIQ_SHIFT)
-enum {
- SCLK_SOURCE_CLKM,
- SCLK_SOURCE_PLLC_OUT1,
- SCLK_SOURCE_PLLP_OUT4,
- SCLK_SOURCE_PLLP_OUT3,
- SCLK_SOURCE_PLLP_OUT2,
- SCLK_SOURCE_PLLC_OUT0,
- SCLK_SOURCE_CLKS,
- SCLK_SOURCE_PLLM_OUT1,
-};
-
-/* CLK_RST_CONTROLLER_SUPER_SCLK_DIVIDER 0x2c */
-#define SCLK_DIV_ENB (1 << 31)
-#define SCLK_DIVIDEND_SHIFT 8
-#define SCLK_DIVIDEND_MASK (0xff << SCLK_DIVIDEND_SHIFT)
-#define SCLK_DIVISOR_SHIFT 0
-#define SCLK_DIVISOR_MASK (0xff << SCLK_DIVISOR_SHIFT)
-
-/* CLK_RST_CONTROLLER_CLK_SYSTEM_RATE 0x30 */
-#define HCLK_DISABLE (1 << 7)
-#define HCLK_DIVISOR_SHIFT 4
-#define HCLK_DIVISOR_MASK (3 << AHB_RATE_SHIFT)
-#define PCLK_DISABLE (1 << 3)
-#define PCLK_DIVISOR_SHIFT 0
-#define PCLK_DIVISOR_MASK (3 << AHB_RATE_SHIFT)
-
-/* CRC_CLK_SOURCE_MSELECT_0 0x3b4 */
-#define MSELECT_CLK_SRC_PLLP_OUT0 (0 << 29)
-
-/* CRC_CLK_ENB_V_SET_0 0x440 */
-#define SET_CLK_ENB_CPUG_ENABLE (1 << 0)
-#define SET_CLK_ENB_CPULP_ENABLE (1 << 1)
-#define SET_CLK_ENB_MSELECT_ENABLE (1 << 3)
-
-/* CLK_RST_CONTROLLER_UTMIP_PLL_CFG1_0 0x484 */
-#define PLLU_POWERDOWN (1 << 16)
-#define PLL_ENABLE_POWERDOWN (1 << 14)
-#define PLL_ACTIVE_POWERDOWN (1 << 12)
-
-/* CLK_RST_CONTROLLER_UTMIP_PLL_CFG2_0 0x488 */
-#define UTMIP_FORCE_PD_SAMP_C_POWERDOWN (1 << 4)
-#define UTMIP_FORCE_PD_SAMP_B_POWERDOWN (1 << 2)
-#define UTMIP_FORCE_PD_SAMP_A_POWERDOWN (1 << 0)
-
-// CCLK_BRST_POL
-enum {
- CRC_CCLK_BRST_POL_PLLX_OUT0 = 0x8,
- CRC_CCLK_BRST_POL_CPU_STATE_RUN = 0x2
-};
-
-// SUPER_CCLK_DIVIDER
-enum {
- CRC_SUPER_CCLK_DIVIDER_SUPER_CDIV_ENB = 1 << 31
-};
-
-// CLK_CPU_CMPLX_CLR
-enum {
- CRC_CLK_CLR_CPU0_STP = 0x1 << 8,
- CRC_CLK_CLR_CPU1_STP = 0x1 << 9,
- CRC_CLK_CLR_CPU2_STP = 0x1 << 10,
- CRC_CLK_CLR_CPU3_STP = 0x1 << 11
-};
-
-// RST_CPUG_CMPLX_CLR
-enum {
- CRC_RST_CPUG_CLR_CPU0 = 0x1 << 0,
- CRC_RST_CPUG_CLR_CPU1 = 0x1 << 1,
- CRC_RST_CPUG_CLR_CPU2 = 0x1 << 2,
- CRC_RST_CPUG_CLR_CPU3 = 0x1 << 3,
- CRC_RST_CPUG_CLR_DBG0 = 0x1 << 12,
- CRC_RST_CPUG_CLR_DBG1 = 0x1 << 13,
- CRC_RST_CPUG_CLR_DBG2 = 0x1 << 14,
- CRC_RST_CPUG_CLR_DBG3 = 0x1 << 15,
- CRC_RST_CPUG_CLR_CORE0 = 0x1 << 16,
- CRC_RST_CPUG_CLR_CORE1 = 0x1 << 17,
- CRC_RST_CPUG_CLR_CORE2 = 0x1 << 18,
- CRC_RST_CPUG_CLR_CORE3 = 0x1 << 19,
- CRC_RST_CPUG_CLR_CX0 = 0x1 << 20,
- CRC_RST_CPUG_CLR_CX1 = 0x1 << 21,
- CRC_RST_CPUG_CLR_CX2 = 0x1 << 22,
- CRC_RST_CPUG_CLR_CX3 = 0x1 << 23,
- CRC_RST_CPUG_CLR_L2 = 0x1 << 24,
- CRC_RST_CPUG_CLR_NONCPU = 0x1 << 29,
- CRC_RST_CPUG_CLR_PDBG = 0x1 << 30,
-};
-
-// RST_CPULP_CMPLX_CLR
-enum {
- CRC_RST_CPULP_CLR_CPU0 = 0x1 << 0,
- CRC_RST_CPULP_CLR_DBG0 = 0x1 << 12,
- CRC_RST_CPULP_CLR_CORE0 = 0x1 << 16,
- CRC_RST_CPULP_CLR_CX0 = 0x1 << 20,
- CRC_RST_CPULP_CLR_L2 = 0x1 << 24,
- CRC_RST_CPULP_CLR_NONCPU = 0x1 << 29,
- CRC_RST_CPULP_CLR_PDBG = 0x1 << 30,
-};
-
-#endif /* _TEGRA124_CLK_RST_H_ */
diff --git a/src/soc/nvidia/tegra124/clock.c b/src/soc/nvidia/tegra124/clock.c
index f5043af..225a764 100644
--- a/src/soc/nvidia/tegra124/clock.c
+++ b/src/soc/nvidia/tegra124/clock.c
@@ -14,19 +14,19 @@
* You should have received a copy of the GNU General Public License
* along with this program. If not, see <http://www.gnu.org/licenses/>.
*/
+#include <arch/clock.h>
+#include <arch/io.h>
#include <console/console.h>
#include <delay.h>
-#include <arch/io.h>
#include <soc/addressmap.h>
+#include <soc/clk_rst.h>
#include <soc/clock.h>
+#include <soc/flow.h>
+#include <soc/maincpu.h>
+#include <soc/pmc.h>
+#include <soc/sysctr.h>
#include <stdlib.h>
#include <symbols.h>
-#include <arch/clock.h>
-#include "clk_rst.h"
-#include "flow.h"
-#include "maincpu.h"
-#include "pmc.h"
-#include "sysctr.h"
static struct clk_rst_ctlr *clk_rst = (void *)TEGRA_CLK_RST_BASE;
static struct flow_ctlr *flow = (void *)TEGRA_FLOW_BASE;
diff --git a/src/soc/nvidia/tegra124/display.c b/src/soc/nvidia/tegra124/display.c
index 6f6790d..71fff1c 100644
--- a/src/soc/nvidia/tegra124/display.c
+++ b/src/soc/nvidia/tegra124/display.c
@@ -17,26 +17,27 @@
* Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
*/
-#include <console/console.h>
#include <arch/io.h>
-#include <stdint.h>
-#include <lib.h>
-#include <stdlib.h>
-#include <delay.h>
-#include <soc/addressmap.h>
-#include <device/device.h>
-#include <stdlib.h>
-#include <string.h>
-#include <cpu/cpu.h>
#include <boot/tables.h>
#include <cbmem.h>
+#include <console/console.h>
+#include <cpu/cpu.h>
+#include <delay.h>
+#include <device/device.h>
#include <edid.h>
+#include <lib.h>
+#include <soc/addressmap.h>
#include <soc/clock.h>
+#include <soc/display.h>
+#include <soc/sdram.h>
#include <soc/nvidia/tegra/dc.h>
#include <soc/nvidia/tegra/pwm.h>
-#include <soc/nvidia/tegra124/sdram.h>
+#include <stdint.h>
+#include <stdlib.h>
+#include <stdlib.h>
+#include <string.h>
+
#include "chip.h"
-#include <soc/display.h>
struct tegra_dc dc_data;
diff --git a/src/soc/nvidia/tegra124/dma.c b/src/soc/nvidia/tegra124/dma.c
index aadda80..37375fd 100644
--- a/src/soc/nvidia/tegra124/dma.c
+++ b/src/soc/nvidia/tegra124/dma.c
@@ -16,15 +16,13 @@
* along with this program. If not, see <http://www.gnu.org/licenses/>.
*/
+#include <arch/io.h>
+#include <console/console.h>
#include <inttypes.h>
+#include <soc/addressmap.h>
+#include <soc/dma.h>
#include <stddef.h>
#include <stdlib.h>
-#include <console/console.h>
-
-#include <arch/io.h>
-#include <soc/addressmap.h>
-
-#include "dma.h"
struct apb_dma * const apb_dma = (struct apb_dma *)TEGRA_APB_DMA_BASE;
diff --git a/src/soc/nvidia/tegra124/dma.h b/src/soc/nvidia/tegra124/dma.h
deleted file mode 100644
index e37bf74..0000000
--- a/src/soc/nvidia/tegra124/dma.h
+++ /dev/null
@@ -1,190 +0,0 @@
-/*
- * (C) Copyright 2010,2011
- * NVIDIA Corporation <www.nvidia.com>
- * Copyright (C) 2013 Google Inc.
- *
- * This program is free software; you can redistribute it and/or modify it
- * under the terms and conditions of the GNU General Public License,
- * version 2, as published by the Free Software Foundation.
- *
- * This program is distributed in the hope it will be useful, but WITHOUT
- * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
- * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
- * more details.
- *
- * You should have received a copy of the GNU General Public License
- * along with this program. If not, see <http://www.gnu.org/licenses/>.
- */
-
-#ifndef __NVIDIA_TEGRA124_DMA_H__
-#define __NVIDIA_TEGRA124_DMA_H__
-
-#include <inttypes.h>
-#include <soc/addressmap.h>
-
-/*
- * The DMA engine operates on 4 bytes at a time, so make sure any data
- * passed via DMA is aligned to avoid underrun/overrun.
- */
-#define TEGRA_DMA_ALIGN_BYTES 4
-
-/*
- * Note: Many APB DMA controller registers are laid out such that each
- * bit controls or represents the status for the corresponding channel.
- * So we will not bother to list each individual bit in this case.
- */
-#define APB_COMMAND_GEN (1 << 31)
-
-#define APB_CNTRL_REG_COUNT_VALUE_MASK 0xffff
-#define APB_CNTRL_REG_COUNT_VALUE_SHIFT 0
-
-/*
- * Note: Many APB DMA controller registers are laid out such that each
- * bit controls or represents the status for the corresponding channel.
- * So we will not bother to list each individual bit in this case.
- */
-#define APB_COMMAND_GEN (1 << 31)
-
-#define APB_CNTRL_REG_COUNT_VALUE_MASK 0xffff
-#define APB_CNTRL_REG_COUNT_VALUE_SHIFT 0
-struct apb_dma {
- u32 command; /* 0x00 */
- u32 status; /* 0x04 */
- u32 rsvd1[2];
- u32 cntrl_reg; /* 0x10 */
- u32 irq_sta_cpu; /* 0x14 */
- u32 irq_sta_cop; /* 0x18 */
- u32 irq_mask; /* 0x1c */
- u32 irq_mask_set; /* 0x20 */
- u32 irq_mask_clr; /* 0x24 */
- u32 trig_reg; /* 0x28 */
- u32 channel_trig_reg; /* 0x2c */
- u32 dma_status; /* 0x30 */
- u32 channel_en_reg; /* 0x34 */
- u32 security_reg; /* 0x38 */
- u32 channel_swid; /* 0x3c */
- u32 rsvd[1];
- u32 chan_wt_reg0; /* 0x44 */
- u32 chan_wt_reg1; /* 0x48 */
- u32 chan_wt_reg2; /* 0x4c */
- u32 chan_wr_reg3; /* 0x50 */
- u32 channel_swid1; /* 0x54 */
-} __attribute__((packed));
-check_member(apb_dma, channel_swid1, 0x54);
-
-/*
- * Naming in the doc included a superfluous _CHANNEL_n_ for
- * each entry and was left out for the sake of conciseness.
- */
-#define APB_CSR_ENB (1 << 31)
-#define APB_CSR_IE_EOC (1 << 30)
-#define APB_CSR_HOLD (1 << 29)
-#define APB_CSR_DIR (1 << 28)
-#define APB_CSR_ONCE (1 << 27)
-#define APB_CSR_FLOW (1 << 21)
-#define APB_CSR_REQ_SEL_MASK 0x1f
-#define APB_CSR_REQ_SEL_SHIFT 16
-
-enum apbdmachan_req_sel {
- APBDMA_SLAVE_CNTR_REQ = 0,
- APBDMA_SLAVE_APBIF_CH0 = 1,
- APBDMA_SLAVE_APBIF_CH1 = 2,
- APBDMA_SLAVE_APBIF_CH2 = 3,
- APBDMA_SLAVE_APBIF_CH3 = 4,
- APBDMA_SLAVE_HSI = 5,
- APBDMA_SLAVE_APBIF_CH4 = 6,
- APBDMA_SLAVE_APBIF_CH5 = 7,
- APBDMA_SLAVE_UART_A = 8,
- APBDMA_SLAVE_UART_B = 9,
- APBDMA_SLAVE_UART_C = 10,
- APBDMA_SLAVE_DTV = 11,
- APBDMA_SLAVE_APBIF_CH6 = 12,
- APBDMA_SLAVE_APBIF_CH7 = 13,
- APBDMA_SLAVE_APBIF_CH8 = 14,
- APBDMA_SLAVE_SL2B1 = 15,
- APBDMA_SLAVE_SL2B2 = 16,
- APBDMA_SLAVE_SL2B3 = 17,
- APBDMA_SLAVE_SL2B4 = 18,
- APBDMA_SLAVE_UART_D = 19,
- APBDMA_SLAVE_UART_E = 20,
- APBDMA_SLAVE_I2C = 21,
- APBDMA_SLAVE_I2C2 = 22,
- APBDMA_SLAVE_I2C3 = 23,
- APBDMA_SLAVE_DVC_I2C = 24,
- APBDMA_SLAVE_OWR = 25,
- APBDMA_SLAVE_I2C4 = 26,
- APBDMA_SLAVE_SL2B5 = 27,
- APBDMA_SLAVE_SL2B6 = 28,
- APBDMA_SLAVE_APBIF_CH9 = 29,
- APBDMA_SLAVE_I2C6 = 30,
- APBDMA_SLAVE_NA31 = 31,
-};
-
-#define APB_STA_BSY (1 << 31)
-#define APB_STA_ISE_EOC (1 << 30)
-#define APB_STA_HALT (1 << 29)
-#define APB_STA_PING_PONG_STA (1 << 28)
-#define APB_STA_DMA_ACTIVITY (1 << 27)
-#define APB_STA_CHANNEL_PAUSE (1 << 26)
-
-#define APB_CSRE_CHANNEL_PAUSE (1 << 31)
-#define APB_CSRE_TRIG_SEL_MASK 0x3f
-#define APB_CSRE_TRIG_SEL_SHIFT 14
-
-#define AHB_PTR_MASK (0x3fffffff)
-#define AHB_PTR_SHIFT 2
-
-#define AHB_SEQ_INTR_ENB (1 << 31)
-#define AHB_BUS_WIDTH_MASK 0x7
-#define AHB_BUS_WIDTH_SHIFT 28
-#define AHB_DATA_SWAP (1 << 27)
-#define AHB_BURST_MASK 0x7
-#define AHB_BURST_SHIFT 24
-#define AHB_SEQ_DBL_BUF (1 << 19)
-#define AHB_SEQ_WRAP_MASK 0x7
-#define AHB_SEQ_WRAP_SHIFT 16
-
-#define APB_PTR_MASK 0x3fffffff
-#define APB_PTR_SHIFT 2
-
-#define APB_BUS_WIDTH_MASK 0x7
-#define APB_BUS_WIDTH_SHIFT 28
-#define APB_DATA_SWAP (1 << 27)
-#define APB_ADDR_WRAP_MASK 0x7
-#define APB_ADDR_WRAP_SHIFT 16
-
-#define APB_WORD_TRANSFER_MASK 0x0fffffff
-#define APB_WORD_TRANSFER_SHIFT 2
-
-struct apb_dma_channel_regs {
- u32 csr; /* 0x00 */
- u32 sta; /* 0x04 */
- u32 dma_byte_sta; /* 0x08 */
- u32 csre; /* 0x0c */
- u32 ahb_ptr; /* 0x10 */
- u32 ahb_seq; /* 0x14 */
- u32 apb_ptr; /* 0x18 */
- u32 apb_seq; /* 0x1c */
- u32 wcount; /* 0x20 */
- u32 word_transfer; /* 0x24 */
-} __attribute__((packed));
-check_member(apb_dma_channel_regs, word_transfer, 0x24);
-
-struct apb_dma_channel {
- const int num;
- struct apb_dma_channel_regs *regs;
-
- /*
- * Basic high-level semaphore that can be used to "claim"
- * a DMA channel e.g. by SPI, I2C, or other peripheral driver.
- */
- int in_use;
-};
-
-struct apb_dma_channel * const dma_claim(void);
-void dma_release(struct apb_dma_channel * const channel);
-int dma_start(struct apb_dma_channel * const channel);
-int dma_stop(struct apb_dma_channel * const channel);
-int dma_busy(struct apb_dma_channel * const channel);
-
-#endif /* __NVIDIA_TEGRA124_DMA_H__ */
diff --git a/src/soc/nvidia/tegra124/dp.c b/src/soc/nvidia/tegra124/dp.c
index 35a5c73..b3dab75 100644
--- a/src/soc/nvidia/tegra124/dp.c
+++ b/src/soc/nvidia/tegra124/dp.c
@@ -17,18 +17,19 @@
#include <arch/io.h>
#include <console/console.h>
+#include <delay.h>
#include <device/device.h>
#include <device/i2c.h>
#include <edid.h>
-#include <stdlib.h>
-#include <string.h>
-#include <delay.h>
#include <soc/addressmap.h>
#include <soc/nvidia/tegra/i2c.h>
#include <soc/nvidia/tegra/dc.h>
-#include "chip.h"
-#include "sor.h"
#include <soc/nvidia/tegra/displayport.h>
+#include <soc/sor.h>
+#include <stdlib.h>
+#include <string.h>
+
+#include "chip.h"
enum {
DP_LT_SUCCESS = 0,
diff --git a/src/soc/nvidia/tegra124/early_configs.h b/src/soc/nvidia/tegra124/early_configs.h
deleted file mode 100644
index 69511d2..0000000
--- a/src/soc/nvidia/tegra124/early_configs.h
+++ /dev/null
@@ -1,20 +0,0 @@
-/*
- * This file is part of the coreboot project.
- *
- * Copyright 2014 Google Inc.
- *
- * This program is free software; you can redistribute it and/or modify
- * it under the terms of the GNU General Public License as published by
- * the Free Software Foundation; version 2 of the License.
- *
- * This program is distributed in the hope that it will be useful,
- * but WITHOUT ANY WARRANTY; without even the implied warranty of
- * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
- * GNU General Public License for more details.
- *
- * You should have received a copy of the GNU General Public License
- * along with this program; if not, write to the Free Software
- * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
- */
-
-void early_mainboard_init(void);
diff --git a/src/soc/nvidia/tegra124/emc.h b/src/soc/nvidia/tegra124/emc.h
deleted file mode 100644
index f9d415b..0000000
--- a/src/soc/nvidia/tegra124/emc.h
+++ /dev/null
@@ -1,323 +0,0 @@
-/*
- * Copyright (c) 2013, NVIDIA CORPORATION. All rights reserved.
- * Copyright (C) 2013 Google Inc.
- *
- * This program is free software; you can redistribute it and/or modify it
- * under the terms and conditions of the GNU General Public License,
- * version 2, as published by the Free Software Foundation.
- *
- * This program is distributed in the hope it will be useful, but WITHOUT
- * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
- * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
- * more details.
- *
- * You should have received a copy of the GNU General Public License
- * along with this program. If not, see <http://www.gnu.org/licenses/>.
- */
-
-#ifndef __SOC_NVIDIA_TEGRA124_EMC_H__
-#define __SOC_NVIDIA_TEGRA124_EMC_H__
-
-#include <stddef.h>
-#include <stdint.h>
-
-enum {
- EMC_PIN_RESET_MASK = 1 << 8,
- EMC_PIN_RESET_ACTIVE = 0 << 8,
- EMC_PIN_RESET_INACTIVE = 1 << 8,
- EMC_PIN_DQM_MASK = 1 << 4,
- EMC_PIN_DQM_NORMAL = 0 << 4,
- EMC_PIN_DQM_INACTIVE = 1 << 4,
- EMC_PIN_CKE_MASK = 1 << 0,
- EMC_PIN_CKE_POWERDOWN = 0 << 0,
- EMC_PIN_CKE_NORMAL = 1 << 0,
-
- EMC_REF_CMD_MASK = 1 << 0,
- EMC_REF_CMD_REFRESH = 1 << 0,
- EMC_REF_NORMAL_MASK = 1 << 1,
- EMC_REF_NORMAL_INIT = 0 << 1,
- EMC_REF_NORMAL_ENABLED = 1 << 1,
- EMC_REF_NUM_SHIFT = 8,
- EMC_REF_NUM_MASK = 0xFF << EMC_REF_NUM_SHIFT,
- EMC_REF_DEV_SELECTN_SHIFT = 30,
- EMC_REF_DEV_SELECTN_MASK = 3 << EMC_REF_DEV_SELECTN_SHIFT,
-
- EMC_REFCTRL_REF_VALID_MASK = 1 << 31,
- EMC_REFCTRL_REF_VALID_DISABLED = 0 << 31,
- EMC_REFCTRL_REF_VALID_ENABLED = 1 << 31,
-
- EMC_CFG_EMC2PMACRO_CFG_BYPASS_ADDRPIPE_MASK = 1 << 1,
- EMC_CFG_EMC2PMACRO_CFG_BYPASS_DATAPIPE1_MASK = 1 << 2,
- EMC_CFG_EMC2PMACRO_CFG_BYPASS_DATAPIPE2_MASK = 1 << 3,
-
- EMC_NOP_NOP_CMD_SHIFT = 0,
- EMC_NOP_NOP_CMD_MASK = 1 << EMC_NOP_NOP_CMD_SHIFT,
- EMC_NOP_NOP_DEV_SELECTN_SHIFT = 30,
- EMC_NOP_NOP_DEV_SELECTN_MASK = 3 << EMC_NOP_NOP_DEV_SELECTN_SHIFT,
-
- EMC_TIMING_CONTROL_TIMING_UPDATE = 1,
-};
-
-struct tegra_emc_regs {
- uint32_t intstatus; /* 0x0 */
- uint32_t intmask; /* 0x4 */
- uint32_t dbg; /* 0x8 */
- uint32_t cfg; /* 0xc */
- uint32_t adr_cfg; /* 0x10 */
- uint32_t rsvd_0x14[3]; /* 0x14 */
-
- uint32_t refctrl; /* 0x20 */
- uint32_t pin; /* 0x24 */
- uint32_t timing_control; /* 0x28 */
- uint32_t rc; /* 0x2c */
- uint32_t rfc; /* 0x30 */
- uint32_t ras; /* 0x34 */
- uint32_t rp; /* 0x38 */
- uint32_t r2w; /* 0x3c */
- uint32_t w2r; /* 0x40 */
- uint32_t r2p; /* 0x44 */
- uint32_t w2p; /* 0x48 */
- uint32_t rd_rcd; /* 0x4c */
- uint32_t wr_rcd; /* 0x50 */
- uint32_t rrd; /* 0x54 */
- uint32_t rext; /* 0x58 */
- uint32_t wdv; /* 0x5c */
- uint32_t quse; /* 0x60 */
- uint32_t qrst; /* 0x64 */
- uint32_t qsafe; /* 0x68 */
- uint32_t rdv; /* 0x6c */
- uint32_t refresh; /* 0x70 */
- uint32_t burst_refresh_num; /* 0x74 */
- uint32_t pdex2wr; /* 0x78 */
- uint32_t pdex2rd; /* 0x7c */
- uint32_t pchg2pden; /* 0x80 */
- uint32_t act2pden; /* 0x84 */
- uint32_t ar2pden; /* 0x88 */
- uint32_t rw2pden; /* 0x8c */
- uint32_t txsr; /* 0x90 */
- uint32_t tcke; /* 0x94 */
- uint32_t tfaw; /* 0x98 */
- uint32_t trpab; /* 0x9c */
- uint32_t tclkstable; /* 0xa0 */
- uint32_t tclkstop; /* 0xa4 */
- uint32_t trefbw; /* 0xa8 */
- uint32_t rsvd_0xac[1]; /* 0xac */
- uint32_t odt_write; /* 0xb0 */
- uint32_t odt_read; /* 0xb4 */
- uint32_t wext; /* 0xb8 */
- uint32_t ctt; /* 0xbc */
- uint32_t rfc_slr; /* 0xc0 */
- uint32_t mrs_wait_cnt2; /* 0xc4 */
- uint32_t mrs_wait_cnt; /* 0xc8 */
- uint32_t mrs; /* 0xcc */
- uint32_t emrs; /* 0xd0 */
- uint32_t ref; /* 0xd4 */
- uint32_t pre; /* 0xd8 */
- uint32_t nop; /* 0xdc */
- uint32_t self_ref; /* 0xe0 */
- uint32_t dpd; /* 0xe4 */
- uint32_t mrw; /* 0xe8 */
- uint32_t mrr; /* 0xec */
- uint32_t cmdq; /* 0xf0 */
- uint32_t mc2emcq; /* 0xf4 */
- uint32_t xm2dqspadctrl3; /* 0xf8 */
- uint32_t rsvd_0xfc[1]; /* 0xfc */
- uint32_t fbio_spare; /* 0x100 */
- uint32_t fbio_cfg5; /* 0x104 */
- uint32_t fbio_wrptr_eq_2; /* 0x108 */
- uint32_t rsvd_0x10c[2]; /* 0x10c */
-
- uint32_t fbio_cfg6; /* 0x114 */
- uint32_t rsvd_0x118[2]; /* 0x118 */
-
- uint32_t cfg_rsv; /* 0x120 */
- uint32_t acpd_control; /* 0x124 */
- uint32_t rsvd_0x128[1]; /* 0x128 */
- uint32_t emrs2; /* 0x12c */
- uint32_t emrs3; /* 0x130 */
- uint32_t mrw2; /* 0x134 */
- uint32_t mrw3; /* 0x138 */
- uint32_t mrw4; /* 0x13c */
- uint32_t clken_override; /* 0x140 */
- uint32_t r2r; /* 0x144 */
- uint32_t w2w; /* 0x148 */
- uint32_t einput; /* 0x14c */
- uint32_t einput_duration; /* 0x150 */
- uint32_t puterm_extra; /* 0x154 */
- uint32_t tckesr; /* 0x158 */
- uint32_t tpd; /* 0x15c */
- uint32_t rsvd_0x160[81]; /* 0x160 */
-
- uint32_t auto_cal_config; /* 0x2a4 */
- uint32_t auto_cal_interval; /* 0x2a8 */
- uint32_t auto_cal_status; /* 0x2ac */
- uint32_t req_ctrl; /* 0x2b0 */
- uint32_t status; /* 0x2b4 */
- uint32_t cfg_2; /* 0x2b8 */
- uint32_t cfg_dig_dll; /* 0x2bc */
- uint32_t cfg_dig_dll_period; /* 0x2c0 */
- uint32_t rsvd_0x2c4[1]; /* 0x2c4 */
- uint32_t dig_dll_status; /* 0x2c8 */
- uint32_t rdv_mask; /* 0x2cc */
- uint32_t wdv_mask; /* 0x2d0 */
- uint32_t rsvd_0x2d4[1]; /* 0x2d4 */
- uint32_t ctt_duration; /* 0x2d8 */
- uint32_t ctt_term_ctrl; /* 0x2dc */
- uint32_t zcal_interval; /* 0x2e0 */
- uint32_t zcal_wait_cnt; /* 0x2e4 */
- uint32_t zcal_mrw_cmd; /* 0x2e8 */
- uint32_t zq_cal; /* 0x2ec */
- uint32_t xm2cmdpadctrl; /* 0x2f0 */
- uint32_t xm2cmdpadctrl2; /* 0x2f4 */
- uint32_t xm2dqspadctrl; /* 0x2f8 */
- uint32_t xm2dqspadctrl2; /* 0x2fc */
- uint32_t xm2dqpadctrl; /* 0x300 */
- uint32_t xm2dqpadctrl2; /* 0x304 */
- uint32_t xm2clkpadctrl; /* 0x308 */
- uint32_t xm2comppadctrl; /* 0x30c */
- uint32_t xm2vttgenpadctrl; /* 0x310 */
- uint32_t xm2vttgenpadctrl2; /* 0x314 */
- uint32_t xm2vttgenpadctrl3; /* 0x318 */
- uint32_t emcpaden; /* 0x31c */
- uint32_t xm2dqspadctrl4; /* 0x320 */
- uint32_t scratch0; /* 0x324 */
- uint32_t dll_xform_dqs0; /* 0x328 */
- uint32_t dll_xform_dqs1; /* 0x32c */
- uint32_t dll_xform_dqs2; /* 0x330 */
- uint32_t dll_xform_dqs3; /* 0x334 */
- uint32_t dll_xform_dqs4; /* 0x338 */
- uint32_t dll_xform_dqs5; /* 0x33c */
- uint32_t dll_xform_dqs6; /* 0x340 */
- uint32_t dll_xform_dqs7; /* 0x344 */
- uint32_t dll_xform_quse0; /* 0x348 */
- uint32_t dll_xform_quse1; /* 0x34c */
- uint32_t dll_xform_quse2; /* 0x350 */
- uint32_t dll_xform_quse3; /* 0x354 */
- uint32_t dll_xform_quse4; /* 0x358 */
- uint32_t dll_xform_quse5; /* 0x35c */
- uint32_t dll_xform_quse6; /* 0x360 */
- uint32_t dll_xform_quse7; /* 0x364 */
- uint32_t dll_xform_dq0; /* 0x368 */
- uint32_t dll_xform_dq1; /* 0x36c */
- uint32_t dll_xform_dq2; /* 0x370 */
- uint32_t dll_xform_dq3; /* 0x374 */
- uint32_t dli_rx_trim0; /* 0x378 */
- uint32_t dli_rx_trim1; /* 0x37c */
- uint32_t dli_rx_trim2; /* 0x380 */
- uint32_t dli_rx_trim3; /* 0x384 */
- uint32_t dli_rx_trim4; /* 0x388 */
- uint32_t dli_rx_trim5; /* 0x38c */
- uint32_t dli_rx_trim6; /* 0x390 */
- uint32_t dli_rx_trim7; /* 0x394 */
- uint32_t dli_tx_trim0; /* 0x398 */
- uint32_t dli_tx_trim1; /* 0x39c */
- uint32_t dli_tx_trim2; /* 0x3a0 */
- uint32_t dli_tx_trim3; /* 0x3a4 */
- uint32_t dli_trim_txdqs0; /* 0x3a8 */
- uint32_t dli_trim_txdqs1; /* 0x3ac */
- uint32_t dli_trim_txdqs2; /* 0x3b0 */
- uint32_t dli_trim_txdqs3; /* 0x3b4 */
- uint32_t dli_trim_txdqs4; /* 0x3b8 */
- uint32_t dli_trim_txdqs5; /* 0x3bc */
- uint32_t dli_trim_txdqs6; /* 0x3c0 */
- uint32_t dli_trim_txdqs7; /* 0x3c4 */
- uint32_t rsvd_0x3c8[1]; /* 0x3c8 */
- uint32_t stall_then_exe_after_clkchange; /* 0x3cc */
- uint32_t rsvd_0x3d0[1]; /* 0x3d0 */
- uint32_t auto_cal_clk_status; /* 0x3d4 */
- uint32_t sel_dpd_ctrl; /* 0x3d8 */
- uint32_t pre_refresh_req_cnt; /* 0x3dc */
- uint32_t dyn_self_ref_control; /* 0x3e0 */
- uint32_t txsrdll; /* 0x3e4 */
- uint32_t ccfifo_addr; /* 0x3e8 */
- uint32_t ccfifo_data; /* 0x3ec */
- uint32_t ccfifo_status; /* 0x3f0 */
- uint32_t cdb_cntl_1; /* 0x3f4 */
- uint32_t cdb_cntl_2; /* 0x3f8 */
- uint32_t xm2clkpadctrl2; /* 0x3fc */
- uint32_t swizzle_rank0_byte_cfg; /* 0x400 */
- uint32_t swizzle_rank0_byte0; /* 0x404 */
- uint32_t swizzle_rank0_byte1; /* 0x408 */
- uint32_t swizzle_rank0_byte2; /* 0x40c */
- uint32_t swizzle_rank0_byte3; /* 0x410 */
- uint32_t swizzle_rank1_byte_cfg; /* 0x414 */
- uint32_t swizzle_rank1_byte0; /* 0x418 */
- uint32_t swizzle_rank1_byte1; /* 0x41c */
- uint32_t swizzle_rank1_byte2; /* 0x420 */
- uint32_t swizzle_rank1_byte3; /* 0x424 */
- uint32_t ca_training_start; /* 0x428 */
- uint32_t ca_training_busy; /* 0x42c */
- uint32_t ca_training_cfg; /* 0x430 */
- uint32_t ca_training_timing_cntl1; /* 0x434 */
- uint32_t ca_training_timing_cntl2; /* 0x438 */
- uint32_t ca_training_ca_lead_in; /* 0x43c */
- uint32_t ca_training_ca; /* 0x440 */
- uint32_t ca_training_ca_lead_out; /* 0x444 */
- uint32_t ca_training_result1; /* 0x448 */
- uint32_t ca_training_result2; /* 0x44c */
- uint32_t ca_training_result3; /* 0x450 */
- uint32_t ca_training_result4; /* 0x454 */
- uint32_t auto_cal_config2; /* 0x458 */
- uint32_t auto_cal_config3; /* 0x45c */
- uint32_t auto_cal_status2; /* 0x460 */
- uint32_t xm2cmdpadctrl3; /* 0x464 */
- uint32_t ibdly; /* 0x468 */
- uint32_t dll_xform_addr0; /* 0x46c */
- uint32_t dll_xform_addr1; /* 0x470 */
- uint32_t dll_xform_addr2; /* 0x474 */
- uint32_t dli_addr_trim; /* 0x478 */
- uint32_t dsr_vttgen_drv; /* 0x47c */
- uint32_t txdsrvttgen; /* 0x480 */
- uint32_t xm2cmdpadctrl4; /* 0x484 */
- uint32_t xm2cmdpadctrl5; /* 0x488 */
- uint32_t rsvd_0x48c[5]; /* 0x48c */
-
- uint32_t dll_xform_dqs8; /* 0x4a0 */
- uint32_t dll_xform_dqs9; /* 0x4a4 */
- uint32_t dll_xform_dqs10; /* 0x4a8 */
- uint32_t dll_xform_dqs11; /* 0x4ac */
- uint32_t dll_xform_dqs12; /* 0x4b0 */
- uint32_t dll_xform_dqs13; /* 0x4b4 */
- uint32_t dll_xform_dqs14; /* 0x4b8 */
- uint32_t dll_xform_dqs15; /* 0x4bc */
- uint32_t dll_xform_quse8; /* 0x4c0 */
- uint32_t dll_xform_quse9; /* 0x4c4 */
- uint32_t dll_xform_quse10; /* 0x4c8 */
- uint32_t dll_xform_quse11; /* 0x4cc */
- uint32_t dll_xform_quse12; /* 0x4d0 */
- uint32_t dll_xform_quse13; /* 0x4d4 */
- uint32_t dll_xform_quse14; /* 0x4d8 */
- uint32_t dll_xform_quse15; /* 0x4dc */
- uint32_t dll_xform_dq4; /* 0x4e0 */
- uint32_t dll_xform_dq5; /* 0x4e4 */
- uint32_t dll_xform_dq6; /* 0x4e8 */
- uint32_t dll_xform_dq7; /* 0x4ec */
- uint32_t rsvd_0x4f0[12]; /* 0x4f0 */
-
- uint32_t dli_trim_txdqs8; /* 0x520 */
- uint32_t dli_trim_txdqs9; /* 0x524 */
- uint32_t dli_trim_txdqs10; /* 0x528 */
- uint32_t dli_trim_txdqs11; /* 0x52c */
- uint32_t dli_trim_txdqs12; /* 0x530 */
- uint32_t dli_trim_txdqs13; /* 0x534 */
- uint32_t dli_trim_txdqs14; /* 0x538 */
- uint32_t dli_trim_txdqs15; /* 0x53c */
- uint32_t cdb_cntl_3; /* 0x540 */
- uint32_t xm2dqspadctrl5; /* 0x544 */
- uint32_t xm2dqspadctrl6; /* 0x548 */
- uint32_t xm2dqpadctrl3; /* 0x54c */
- uint32_t dll_xform_addr3; /* 0x550 */
- uint32_t dll_xform_addr4; /* 0x554 */
- uint32_t dll_xform_addr5; /* 0x558 */
- uint32_t rsvd_0x55c[1]; /* 0x55c */
- uint32_t cfg_pipe; /* 0x560 */
- uint32_t qpop; /* 0x564 */
- uint32_t quse_width; /* 0x568 */
- uint32_t puterm_width; /* 0x56c */
- uint32_t bgbias_ctl0; /* 0x570 */
- uint32_t puterm_adj; /* 0x574 */
-} __attribute__((packed));
-
-check_member(tegra_emc_regs, puterm_adj, 0x574);
-
-#endif /* __SOC_NVIDIA_TEGRA124_EMC_H__ */
diff --git a/src/soc/nvidia/tegra124/flow.h b/src/soc/nvidia/tegra124/flow.h
deleted file mode 100644
index 416681a..0000000
--- a/src/soc/nvidia/tegra124/flow.h
+++ /dev/null
@@ -1,91 +0,0 @@
-/*
- * Copyright (c) 2010-2013, NVIDIA CORPORATION. All rights reserved.
- *
- * This program is free software; you can redistribute it and/or modify it
- * under the terms and conditions of the GNU General Public License,
- * version 2, as published by the Free Software Foundation.
- *
- * This program is distributed in the hope it will be useful, but WITHOUT
- * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
- * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
- * more details.
- *
- * You should have received a copy of the GNU General Public License
- * along with this program. If not, see <http://www.gnu.org/licenses/>.
- */
-
-#ifndef _TEGRA124_FLOW_H_
-#define _TEGRA124_FLOW_H_
-
-struct flow_ctlr {
- u32 halt_cpu_events; /* offset 0x00 */
- u32 halt_cop_events; /* offset 0x04 */
- u32 cpu_csr; /* offset 0x08 */
- u32 cop_csr; /* offset 0x0c */
- u32 xrq_events; /* offset 0x10 */
- u32 halt_cpu1_events; /* offset 0x14 */
- u32 cpu1_csr; /* offset 0x18 */
- u32 halt_cpu2_events; /* offset 0x1c */
- u32 cpu2_csr; /* offset 0x20 */
- u32 halt_cpu3_events; /* offset 0x24 */
- u32 cpu3_csr; /* offset 0x28 */
- u32 cluster_control; /* offset 0x2c */
- u32 halt_cop1_events; /* offset 0x30 */
- u32 halt_cop1_csr; /* offset 0x34 */
- u32 cpu_pwr_csr; /* offset 0x38 */
- u32 mpid; /* offset 0x3c */
- u32 ram_repair; /* offset 0x40 */
- u32 flow_dbg_sel; /* offset 0x44 */
- u32 flow_dbg_cnt0; /* offset 0x48 */
- u32 flow_dbg_cnt1; /* offset 0x4c */
- u32 flow_dbg_qual; /* offset 0x50 */
- u32 flow_ctlr_spare; /* offset 0x54 */
- u32 ram_repair_cluster1;/* offset 0x58 */
-};
-check_member(flow_ctlr, ram_repair_cluster1, 0x58);
-
-enum {
- FLOW_MODE_SHIFT = 29,
- FLOW_MODE_MASK = 0x7 << FLOW_MODE_SHIFT,
-
- FLOW_MODE_NONE = 0 << FLOW_MODE_SHIFT,
- FLOW_MODE_RUN_AND_INT = 1 << FLOW_MODE_SHIFT,
- FLOW_MODE_WAITEVENT = 2 << FLOW_MODE_SHIFT,
- FLOW_MODE_WAITEVENT_AND_INT = 3 << FLOW_MODE_SHIFT,
- FLOW_MODE_STOP_UNTIL_IRQ = 4 << FLOW_MODE_SHIFT,
- FLOW_MODE_STOP_UNTIL_IRQ_AND_INT = 5 << FLOW_MODE_SHIFT,
- FLOW_MODE_STOP_UNTIL_EVENT_AND_IRQ = 6 << FLOW_MODE_SHIFT,
-};
-
-/* HALT_COP_EVENTS_0, 0x04 */
-enum {
- FLOW_EVENT_GIC_FIQ = 1 << 8,
- FLOW_EVENT_GIC_IRQ = 1 << 9,
- FLOW_EVENT_LIC_FIQ = 1 << 10,
- FLOW_EVENT_LIC_IRQ = 1 << 11,
- FLOW_EVENT_IBF = 1 << 12,
- FLOW_EVENT_IBE = 1 << 13,
- FLOW_EVENT_OBF = 1 << 14,
- FLOW_EVENT_OBE = 1 << 15,
- FLOW_EVENT_XRQ_A = 1 << 16,
- FLOW_EVENT_XRQ_B = 1 << 17,
- FLOW_EVENT_XRQ_C = 1 << 18,
- FLOW_EVENT_XRQ_D = 1 << 19,
- FLOW_EVENT_SMP30 = 1 << 20,
- FLOW_EVENT_SMP31 = 1 << 21,
- FLOW_EVENT_X_RDY = 1 << 22,
- FLOW_EVENT_SEC = 1 << 23,
- FLOW_EVENT_MSEC = 1 << 24,
- FLOW_EVENT_USEC = 1 << 25,
- FLOW_EVENT_X32K = 1 << 26,
- FLOW_EVENT_SCLK = 1 << 27,
- FLOW_EVENT_JTAG = 1 << 28
-};
-
-/* RAM_REPAIR, 0x40, 0x58 */
-enum {
- RAM_REPAIR_REQ = 0x1 << 0,
- RAM_REPAIR_STS = 0x1 << 1,
-};
-
-#endif /* _TEGRA124_FLOW_H_ */
diff --git a/src/soc/nvidia/tegra124/gpio.h b/src/soc/nvidia/tegra124/gpio.h
deleted file mode 100644
index f7d1c30..0000000
--- a/src/soc/nvidia/tegra124/gpio.h
+++ /dev/null
@@ -1,70 +0,0 @@
-/*
- * This file is part of the coreboot project.
- *
- * Copyright 2013 Google Inc.
- *
- * This program is free software; you can redistribute it and/or modify
- * it under the terms of the GNU General Public License as published by
- * the Free Software Foundation; version 2 of the License.
- *
- * This program is distributed in the hope that it will be useful,
- * but WITHOUT ANY WARRANTY; without even the implied warranty of
- * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
- * GNU General Public License for more details.
- *
- * You should have received a copy of the GNU General Public License
- * along with this program; if not, write to the Free Software
- * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
- */
-
-#ifndef __SOC_NVIDIA_TEGRA124_GPIO_H__
-#define __SOC_NVIDIA_TEGRA124_GPIO_H__
-
-#include <soc/nvidia/tegra/gpio.h>
-#include <stdint.h>
-
-#include "pinmux.h" /* for pinmux constants in GPIO macro */
-
-/* GPIO index constants. */
-
-#define GPIO_PORT_CONSTANTS(port) \
- GPIO_##port##0_INDEX, GPIO_##port##1_INDEX, GPIO_##port##2_INDEX, \
- GPIO_##port##3_INDEX, GPIO_##port##4_INDEX, GPIO_##port##5_INDEX, \
- GPIO_##port##6_INDEX, GPIO_##port##7_INDEX
-
-enum {
- GPIO_PORT_CONSTANTS(A),
- GPIO_PORT_CONSTANTS(B),
- GPIO_PORT_CONSTANTS(C),
- GPIO_PORT_CONSTANTS(D),
- GPIO_PORT_CONSTANTS(E),
- GPIO_PORT_CONSTANTS(F),
- GPIO_PORT_CONSTANTS(G),
- GPIO_PORT_CONSTANTS(H),
- GPIO_PORT_CONSTANTS(I),
- GPIO_PORT_CONSTANTS(J),
- GPIO_PORT_CONSTANTS(K),
- GPIO_PORT_CONSTANTS(L),
- GPIO_PORT_CONSTANTS(M),
- GPIO_PORT_CONSTANTS(N),
- GPIO_PORT_CONSTANTS(O),
- GPIO_PORT_CONSTANTS(P),
- GPIO_PORT_CONSTANTS(Q),
- GPIO_PORT_CONSTANTS(R),
- GPIO_PORT_CONSTANTS(S),
- GPIO_PORT_CONSTANTS(T),
- GPIO_PORT_CONSTANTS(U),
- GPIO_PORT_CONSTANTS(V),
- GPIO_PORT_CONSTANTS(W),
- GPIO_PORT_CONSTANTS(X),
- GPIO_PORT_CONSTANTS(Y),
- GPIO_PORT_CONSTANTS(Z),
- GPIO_PORT_CONSTANTS(AA),
- GPIO_PORT_CONSTANTS(BB),
- GPIO_PORT_CONSTANTS(CC),
- GPIO_PORT_CONSTANTS(DD),
- GPIO_PORT_CONSTANTS(EE),
- GPIO_PORT_CONSTANTS(FF)
-};
-
-#endif /* __SOC_NVIDIA_TEGRA124_GPIO_H__ */
diff --git a/src/soc/nvidia/tegra124/include/soc/cache.h b/src/soc/nvidia/tegra124/include/soc/cache.h
new file mode 100644
index 0000000..3723cd7
--- /dev/null
+++ b/src/soc/nvidia/tegra124/include/soc/cache.h
@@ -0,0 +1,20 @@
+/*
+ * This file is part of the coreboot project.
+ *
+ * Copyright (C) 2014 Google, Inc.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
+ */
+
+void configure_l2_cache(void);
diff --git a/src/soc/nvidia/tegra124/include/soc/clk_rst.h b/src/soc/nvidia/tegra124/include/soc/clk_rst.h
new file mode 100644
index 0000000..d2249f7
--- /dev/null
+++ b/src/soc/nvidia/tegra124/include/soc/clk_rst.h
@@ -0,0 +1,551 @@
+/*
+ * Copyright (c) 2013, NVIDIA CORPORATION. All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify it
+ * under the terms and conditions of the GNU General Public License,
+ * version 2, as published by the Free Software Foundation.
+ *
+ * This program is distributed in the hope it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
+ * more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program. If not, see <http://www.gnu.org/licenses/>.
+ */
+
+#ifndef _TEGRA124_CLK_RST_H_
+#define _TEGRA124_CLK_RST_H_
+
+/* Clock/Reset Controller (CLK_RST_CONTROLLER_) regs */
+struct __attribute__ ((__packed__)) clk_rst_ctlr {
+ u32 rst_src; /* _RST_SOURCE, 0x000 */
+ u32 rst_dev_l; /* _RST_DEVICES_L, 0x004 */
+ u32 rst_dev_h; /* _RST_DEVICES_H, 0x008 */
+ u32 rst_dev_u; /* _RST_DEVICES_U, 0x00c */
+ u32 clk_out_enb_l; /* _CLK_OUT_ENB_L, 0x010 */
+ u32 clk_out_enb_h; /* _CLK_OUT_ENB_H, 0x014 */
+ u32 clk_out_enb_u; /* _CLK_OUT_ENB_U, 0x018 */
+ u32 _rsv0; /* 0x01c */
+ u32 cclk_brst_pol; /* _CCLK_BURST_POLICY, 0x020 */
+ u32 super_cclk_div; /* _SUPER_CCLK_DIVIDER, 0x024 */
+ u32 sclk_brst_pol; /* _SCLK_BURST_POLICY, 0x028 */
+ u32 super_sclk_div; /* _SUPER_SCLK_DIVIDER, 0x02C */
+ u32 clk_sys_rate; /* _CLK_SYSTEM_RATE, 0x030 */
+ u32 _rsv1[3]; /* 0x034-03c */
+ u32 cop_clk_skip_plcy; /* _COP_CLK_SKIP_POLICY, 0x040 */
+ u32 clk_mask_arm; /* _CLK_MASK_ARM, 0x044 */
+ u32 misc_clk_enb; /* _MISC_CLK_ENB, 0x048 */
+ u32 clk_cpu_cmplx; /* _CLK_CPU_CMPLX, 0x04C */
+ u32 osc_ctrl; /* _OSC_CTRL, 0x050 */
+ u32 pll_lfsr; /* _PLL_LFSR, 0x054 */
+ u32 osc_freq_det; /* _OSC_FREQ_DET, 0x058 */
+ u32 osc_freq_det_stat; /* _OSC_FREQ_DET_STATUS, 0x05C */
+ u32 _rsv2[8]; /* 0x060-07C */
+ u32 pllc_base; /* _PLLC_BASE, 0x080 */
+ u32 pllc_out; /* _PLLC_OUT, 0x084 */
+ u32 pllc_misc2; /* _PLLC_MISC2, 0x088 */
+ u32 pllc_misc; /* _PLLC_MISC, 0x08c */
+ u32 pllm_base; /* _PLLM_BASE, 0x090 */
+ u32 pllm_out; /* _PLLM_OUT, 0x094 */
+ u32 pllm_misc1; /* _PLLM_MISC1, 0x098 */
+ u32 pllm_misc2; /* _PLLM_MISC2, 0x09c */
+ u32 pllp_base; /* _PLLP_BASE, 0x0a0 */
+ u32 pllp_outa; /* _PLLP_OUTA, 0x0a4 */
+ u32 pllp_outb; /* _PLLP_OUTB, 0x0a8 */
+ u32 pllp_misc; /* _PLLP_MISC, 0x0ac */
+ u32 plla_base; /* _PLLA_BASE, 0x0b0 */
+ u32 plla_out; /* _PLLA_OUT, 0x0b4 */
+ u32 _rsv3; /* 0x0b8 */
+ u32 plla_misc; /* _PLLA_MISC, 0x0bc */
+ u32 pllu_base; /* _PLLU_BASE, 0x0c0 */
+ u32 _rsv4[2]; /* 0x0c4-0c8 */
+ u32 pllu_misc; /* _PLLU_MISC, 0x0cc */
+ u32 plld_base; /* _PLLD_BASE, 0x0d0 */
+ u32 _rsv5[2]; /* 0x0d4-0d8 */
+ u32 plld_misc; /* _PLLD_MISC, 0x0dc */
+ u32 pllx_base; /* _PLLX_BASE, 0x0e0 */
+ u32 pllx_misc; /* _PLLX_MISC, 0x0e4 */
+ u32 plle_base; /* _PLLE_BASE, 0x0e8 */
+ u32 plle_misc; /* _PLLE_MISC, 0x0ec */
+ u32 plls_base; /* _PLLS_BASE, 0x0f0 */
+ u32 plls_misc; /* _PLLS_MISC, 0x0f4 */
+ u32 _rsv6[2]; /* 0x0f8-0fc */
+ u32 clk_src_i2s1; /* _CLK_SOURCE_I2S1, 0x100 */
+ u32 clk_src_i2s2; /* _CLK_SOURCE_I2S2, 0x104 */
+ u32 clk_src_spdif_out; /* _CLK_SOURCE_SPDIF_OUT, 0x108 */
+ u32 clk_src_spdif_in; /* _CLK_SOURCE_SPDIF_IN, 0x10c */
+ u32 clk_src_pwm; /* _CLK_SOURCE_PWM, 0x110 */
+ u32 _rsv7; /* 0x114 */
+ u32 clk_src_sbc2; /* _CLK_SOURCE_SBC2, 0x118 */
+ u32 clk_src_sbc3; /* _CLK_SOURCE_SBC3, 0x11c */
+ u32 _rsv8; /* 0x120 */
+ u32 clk_src_i2c1; /* _CLK_SOURCE_I2C1, 0x124 */
+ u32 clk_src_i2c5; /* _CLK_SOURCE_I2C5, 0x128 */
+ u32 _rsv9[2]; /* 0x12c-130 */
+ u32 clk_src_sbc1; /* _CLK_SOURCE_SBC1, 0x134 */
+ u32 clk_src_disp1; /* _CLK_SOURCE_DISP1, 0x138 */
+ u32 clk_src_disp2; /* _CLK_SOURCE_DISP2, 0x13c */
+ u32 _rsv10[2]; /* 0x140-144 */
+ u32 clk_src_vi; /* _CLK_SOURCE_VI, 0x148 */
+ u32 _rsv11; /* 0x14c */
+ u32 clk_src_sdmmc1; /* _CLK_SOURCE_SDMMC1, 0x150 */
+ u32 clk_src_sdmmc2; /* _CLK_SOURCE_SDMMC2, 0x154 */
+ u32 clk_src_g3d; /* _CLK_SOURCE_G3D, 0x158 */
+ u32 clk_src_g2d; /* _CLK_SOURCE_G2D, 0x15c */
+ u32 clk_src_ndflash; /* _CLK_SOURCE_NDFLASH, 0x160 */
+ u32 clk_src_sdmmc4; /* _CLK_SOURCE_SDMMC4, 0x164 */
+ u32 clk_src_vfir; /* _CLK_SOURCE_VFIR, 0x168 */
+ u32 clk_src_epp; /* _CLK_SOURCE_EPP, 0x16c */
+ u32 clk_src_mpe; /* _CLK_SOURCE_MPE, 0x170 */
+ u32 clk_src_hsi; /* _CLK_SOURCE_HSI, 0x174 */
+ u32 clk_src_uarta; /* _CLK_SOURCE_UARTA, 0x178 */
+ u32 clk_src_uartb; /* _CLK_SOURCE_UARTB, 0x17c */
+ u32 clk_src_host1x; /* _CLK_SOURCE_HOST1X, 0x180 */
+ u32 _rsv12[2]; /* 0x184-188 */
+ u32 clk_src_hdmi; /* _CLK_SOURCE_HDMI, 0x18c */
+ u32 _rsv13[2]; /* 0x190-194 */
+ u32 clk_src_i2c2; /* _CLK_SOURCE_I2C2, 0x198 */
+ u32 clk_src_emc; /* _CLK_SOURCE_EMC, 0x19c */
+ u32 clk_src_uartc; /* _CLK_SOURCE_UARTC, 0x1a0 */
+ u32 _rsv14; /* 0x1a4 */
+ u32 clk_src_vi_sensor; /* _CLK_SOURCE_VI_SENSOR, 0x1a8 */
+ u32 _rsv15[2]; /* 0x1ac-1b0 */
+ u32 clk_src_sbc4; /* _CLK_SOURCE_SBC4, 0x1b4 */
+ u32 clk_src_i2c3; /* _CLK_SOURCE_I2C3, 0x1b8 */
+ u32 clk_src_sdmmc3; /* _CLK_SOURCE_SDMMC3, 0x1bc */
+ u32 clk_src_uartd; /* _CLK_SOURCE_UARTD, 0x1c0 */
+ u32 clk_src_uarte; /* _CLK_SOURCE_UARTE, 0x1c4 */
+ u32 clk_src_vde; /* _CLK_SOURCE_VDE, 0x1c8 */
+ u32 clk_src_owr; /* _CLK_SOURCE_OWR, 0x1cc */
+ u32 clk_src_nor; /* _CLK_SOURCE_NOR, 0x1d0 */
+ u32 clk_src_csite; /* _CLK_SOURCE_CSITE, 0x1d4 */
+ u32 clk_src_i2s0; /* _CLK_SOURCE_I2S0, 0x1d8 */
+ u32 clk_src_dtv; /* _CLK_SOURCE_DTV, 0x1dc */
+ u32 _rsv16[4]; /* 0x1e0-1ec */
+ u32 clk_src_msenc; /* _CLK_SOURCE_MSENC, 0x1f0 */
+ u32 clk_src_tsec; /* _CLK_SOURCE_TSEC, 0x1f4 */
+ u32 _rsv17; /* 0x1f8 */
+ u32 clk_src_osc; /* _CLK_SOURCE_OSC, 0x1fc */
+ u32 _rsv18[32]; /* 0x200-27c */
+ u32 clk_out_enb_x; /* _CLK_OUT_ENB_X_0, 0x280 */
+ u32 clk_enb_x_set; /* _CLK_ENB_X_SET_0, 0x284 */
+ u32 clk_enb_x_clr; /* _CLK_ENB_X_CLR_0, 0x288 */
+ u32 rst_devices_x; /* _RST_DEVICES_X_0, 0x28c */
+ u32 rst_dev_x_set; /* _RST_DEV_X_SET_0, 0x290 */
+ u32 rst_dev_x_clr; /* _RST_DEV_X_CLR_0, 0x294 */
+ u32 _rsv19[23]; /* 0x298-2f0 */
+ u32 dfll_base; /* _DFLL_BASE_0, 0x2f4 */
+ u32 _rsv20[2]; /* 0x2f8-2fc */
+ u32 rst_dev_l_set; /* _RST_DEV_L_SET 0x300 */
+ u32 rst_dev_l_clr; /* _RST_DEV_L_CLR 0x304 */
+ u32 rst_dev_h_set; /* _RST_DEV_H_SET 0x308 */
+ u32 rst_dev_h_clr; /* _RST_DEV_H_CLR 0x30c */
+ u32 rst_dev_u_set; /* _RST_DEV_U_SET 0x310 */
+ u32 rst_dev_u_clr; /* _RST_DEV_U_CLR 0x314 */
+ u32 _rsv21[2]; /* 0x318-31c */
+ u32 clk_enb_l_set; /* _CLK_ENB_L_SET 0x320 */
+ u32 clk_enb_l_clr; /* _CLK_ENB_L_CLR 0x324 */
+ u32 clk_enb_h_set; /* _CLK_ENB_H_SET 0x328 */
+ u32 clk_enb_h_clr; /* _CLK_ENB_H_CLR 0x32c */
+ u32 clk_enb_u_set; /* _CLK_ENB_U_SET 0x330 */
+ u32 clk_enb_u_clk; /* _CLK_ENB_U_CLR 0x334 */
+ u32 _rsv22; /* 0x338 */
+ u32 ccplex_pg_sm_ovrd; /* _CCPLEX_PG_SM_OVRD, 0x33c */
+ u32 rst_cpu_cmplx_set; /* _RST_CPU_CMPLX_SET, 0x340 */
+ u32 rst_cpu_cmplx_clr; /* _RST_CPU_CMPLX_CLR, 0x344 */
+ u32 clk_cpu_cmplx_set; /* _CLK_CPU_CMPLX_SET, 0x348 */
+ u32 clk_cpu_cmplx_clr; /* _CLK_CPU_CMPLX_SET, 0x34c */
+ u32 _rsv23[2]; /* 0x350-354 */
+ u32 rst_dev_v; /* _RST_DEVICES_V, 0x358 */
+ u32 rst_dev_w; /* _RST_DEVICES_W, 0x35c */
+ u32 clk_out_enb_v; /* _CLK_OUT_ENB_V, 0x360 */
+ u32 clk_out_enb_w; /* _CLK_OUT_ENB_W, 0x364 */
+ u32 cclkg_brst_pol; /* _CCLKG_BURST_POLICY, 0x368 */
+ u32 super_cclkg_div; /* _SUPER_CCLKG_DIVIDER, 0x36c */
+ u32 cclklp_brst_pol; /* _CCLKLP_BURST_POLICY, 0x370 */
+ u32 super_cclkp_div; /* _SUPER_CCLKLP_DIVIDER, 0x374 */
+ u32 clk_cpug_cmplx; /* _CLK_CPUG_CMPLX, 0x378 */
+ u32 clk_cpulp_cmplx; /* _CLK_CPULP_CMPLX, 0x37c */
+ u32 cpu_softrst_ctrl; /* _CPU_SOFTRST_CTRL, 0x380 */
+ u32 cpu_softrst_ctrl1; /* _CPU_SOFTRST_CTRL1, 0x384 */
+ u32 cpu_softrst_ctrl2; /* _CPU_SOFTRST_CTRL2, 0x388 */
+ u32 _rsv24[9]; /* 0x38c-3ac */
+ u32 clk_src_g3d2; /* _CLK_SOURCE_G3D2, 0x3b0 */
+ u32 clk_src_mselect; /* _CLK_SOURCE_MSELECT, 0x3b4 */
+ u32 clk_src_tsensor; /* _CLK_SOURCE_TSENSOR, 0x3b8 */
+ u32 clk_src_i2s3; /* _CLK_SOURCE_I2S3, 0x3bc */
+ u32 clk_src_i2s4; /* _CLK_SOURCE_I2S4, 0x3c0 */
+ u32 clk_src_i2c4; /* _CLK_SOURCE_I2C4, 0x3c4 */
+ u32 clk_src_sbc5; /* _CLK_SOURCE_SBC5, 0x3c8 */
+ u32 clk_src_sbc6; /* _CLK_SOURCE_SBC6, 0x3cc */
+ u32 clk_src_audio; /* _CLK_SOURCE_AUDIO, 0x3d0 */
+ u32 _rsv25; /* 0x3d4 */
+ u32 clk_src_dam0; /* _CLK_SOURCE_DAM0, 0x3d8 */
+ u32 clk_src_dam1; /* _CLK_SOURCE_DAM1, 0x3dc */
+ u32 clk_src_dam2; /* _CLK_SOURCE_DAM2, 0x3e0 */
+ u32 clk_src_hda2codec_2x; /* _CLK_SOURCE_HDA2CODEC_2X,0x3e4 */
+ u32 clk_src_actmon; /* _CLK_SOURCE_ACTMON, 0x3e8 */
+ u32 clk_src_extperiph1; /* _CLK_SOURCE_EXTPERIPH1, 0x3ec */
+ u32 clk_src_extperiph2; /* _CLK_SOURCE_EXTPERIPH2, 0x3f0 */
+ u32 clk_src_extperiph3; /* _CLK_SOURCE_EXTPERIPH3, 0x3f4 */
+ u32 clk_src_nand_speed; /* _CLK_SOURCE_NAND_SPEED, 0x3f8 */
+ u32 clk_src_i2c_slow; /* _CLK_SOURCE_I2C_SLOW, 0x3fc */
+ u32 clk_src_sys; /* _CLK_SOURCE_SYS, 0x400 */
+ u32 _rsv26[4]; /* 0x404-410 */
+ u32 clk_src_sor; /* _CLK_SOURCE_SOR_0, 0x414 */
+ u32 _rsv261[2]; /* 0x404-410 */
+ u32 clk_src_sata_oob; /* _CLK_SOURCE_SATA_OOB, 0x420 */
+ u32 clk_src_sata; /* _CLK_SOURCE_SATA, 0x424 */
+ u32 clk_src_hda; /* _CLK_SOURCE_HDA, 0x428 */
+ u32 _rsv27; /* 0x42c */
+ u32 rst_dev_v_set; /* _RST_DEV_V_SET, 0x430 */
+ u32 rst_dev_v_clr; /* _RST_DEV_V_CLR, 0x434 */
+ u32 rst_dev_w_set; /* _RST_DEV_W_SET, 0x438 */
+ u32 rst_dev_w_clr; /* _RST_DEV_W_CLR, 0x43c */
+ u32 clk_enb_v_set; /* _CLK_ENB_V_SET, 0x440 */
+ u32 clk_enb_v_clr; /* _CLK_ENB_V_CLR, 0x444 */
+ u32 clk_enb_w_set; /* _CLK_ENB_W_SET, 0x448 */
+ u32 clk_enb_w_clr; /* _CLK_ENB_W_CLR, 0x44c */
+ u32 rst_cpug_cmplx_set; /* _RST_CPUG_CMPLX_SET, 0x450 */
+ u32 rst_cpug_cmplx_clr; /* _RST_CPUG_CMPLX_CLR, 0x454 */
+ u32 rst_cpulp_cmplx_set; /* _RST_CPULP_CMPLX_SET, 0x458 */
+ u32 rst_cpulp_cmplx_clr; /* _RST_CPULP_CMPLX_CLR, 0x45C */
+ u32 clk_cpug_cmplx_set; /* _CLK_CPUG_CMPLX_SET, 0x460 */
+ u32 clk_cpug_cmplx_clr; /* _CLK_CPUG_CMPLX_CLR, 0x464 */
+ u32 clk_cpulp_cmplx_set; /* _CLK_CPULP_CMPLX_SET, 0x468 */
+ u32 clk_cpulp_cmplx_clr; /* _CLK_CPULP_CMPLX_CLR, 0x46c */
+ u32 cpu_cmplx_status; /* _CPU_CMPLX_STATUS, 0x470 */
+ u32 _rsv28; /* 0x474 */
+ u32 intstatus; /* _INTSTATUS, 0x478 */
+ u32 intmask; /* _INTMASK, 0x47c */
+ u32 utmip_pll_cfg0; /* _UTMIP_PLL_CFG0, 0x480 */
+ u32 utmip_pll_cfg1; /* _UTMIP_PLL_CFG1, 0x484 */
+ u32 utmip_pll_cfg2; /* _UTMIP_PLL_CFG2, 0x488 */
+ u32 plle_aux; /* _PLLE_AUX, 0x48c */
+ u32 sata_pll_cfg0; /* _SATA_PLL_CFG0, 0x490 */
+ u32 sata_pll_cfg1; /* _SATA_PLL_CFG1, 0x494 */
+ u32 pcie_pll_cfg0; /* _PCIE_PLL_CFG0, 0x498 */
+ u32 prog_audio_dly_clk; /* _PROG_AUDIO_DLY_CLK, 0x49c */
+ u32 audio_sync_clk_i2s0; /* _AUDIO_SYNC_CLK_I2S0, 0x4a0 */
+ u32 audio_sync_clk_i2s1; /* _AUDIO_SYNC_CLK_I2S1, 0x4a4 */
+ u32 audio_sync_clk_i2s2; /* _AUDIO_SYNC_CLK_I2S2, 0x4a8 */
+ u32 audio_sync_clk_i2s3; /* _AUDIO_SYNC_CLK_I2S3, 0x4ac */
+ u32 audio_sync_clk_i2s4; /* _AUDIO_SYNC_CLK_I2S4, 0x4b0 */
+ u32 audio_sync_clk_spdif; /* _AUDIO_SYNC_CLK_SPDIF, 0x4b4 */
+ u32 plld2_base; /* _PLLD2_BASE, 0x4b8 */
+ u32 plld2_misc; /* _PLLD2_MISC, 0x4bc */
+ u32 utmip_pll_cfg3; /* _UTMIP_PLL_CFG3, 0x4c0 */
+ u32 pllrefe_base; /* _PLLREFE_BASE, 0x4c4 */
+ u32 pllrefe_misc; /* _PLLREFE_MISC, 0x4c8 */
+ u32 _rsv29[7]; /* 0x4cc-4e4 */
+ u32 pllc2_base; /* _PLLC2_BASE, 0x4e8 */
+ u32 pllc2_misc0; /* _PLLC2_MISC_0, 0x4ec */
+ u32 pllc2_misc1; /* _PLLC2_MISC_1, 0x4f0 */
+ u32 pllc2_misc2; /* _PLLC2_MISC_2, 0x4f4 */
+ u32 pllc2_misc3; /* _PLLC2_MISC_3, 0x4f8 */
+ u32 pllc3_base; /* _PLLC3_BASE, 0x4fc */
+ u32 pllc3_misc0; /* _PLLC3_MISC_0, 0x500 */
+ u32 pllc3_misc1; /* _PLLC3_MISC_1, 0x504 */
+ u32 pllc3_misc2; /* _PLLC3_MISC_2, 0x508 */
+ u32 pllc3_misc3; /* _PLLC3_MISC_3, 0x50c */
+ u32 pllx_misc1; /* _PLLX_MISC_1, 0x510 */
+ u32 pllx_misc2; /* _PLLX_MISC_2, 0x514 */
+ u32 pllx_misc3; /* _PLLX_MISC_3, 0x518 */
+ u32 xusbio_pll_cfg0; /* _XUSBIO_PLL_CFG0, 0x51c */
+ u32 xusbio_pll_cfg1; /* _XUSBIO_PLL_CFG1, 0x520 */
+ u32 plle_aux1; /* _PLLE_AUX1, 0x524 */
+ u32 pllp_reshift; /* _PLLP_RESHIFT, 0x528 */
+ u32 utmipll_hw_pwrdn_cfg0; /* _UTMIPLL_HW_PWRDN_CFG0, 0x52c */
+ u32 pllu_hw_pwrdn_cfg0; /* _PLLU_HW_PWRDN_CFG0, 0x530 */
+ u32 xusb_pll_cfg0; /* _XUSB_PLL_CFG0, 0x534 */
+ u32 _rsv30; /* 0x538 */
+ u32 clk_cpu_misc; /* _CLK_CPU_MISC, 0x53c */
+ u32 clk_cpug_misc; /* _CLK_CPUG_MISC, 0x540 */
+ u32 clk_cpulp_misc; /* _CLK_CPULP_MISC, 0x544 */
+ u32 pllx_hw_ctrl_cfg; /* _PLLX_HW_CTRL_CFG, 0x548 */
+ u32 pllx_sw_ramp_cfg; /* _PLLX_SW_RAMP_CFG, 0x54c */
+ u32 pllx_hw_ctrl_status; /* _PLLX_HW_CTRL_STATUS, 0x550 */
+ u32 _rsv31; /* 0x554 */
+ u32 super_gr3d_clk_div; /* _SUPER_GR3D_CLK_DIVIDER, 0x558 */
+ u32 spare_reg0; /* _SPARE_REG0, 0x55c */
+ u32 _rsv32[4]; /* 0x560-0x56c */
+ u32 plld2_ss_cfg; /* _PLLD2_SS_CFG 0x570 */
+ u32 _rsv32_1[7]; /* 0x574-58c */
+ u32 plldp_base; /* _PLLDP_BASE, 0x590 */
+ u32 plldp_misc; /* _PLLDP_MISC, 0x594 */
+ u32 plldp_ss_cfg; /* _PLLDP_SS_CFG, 0x598 */
+ u32 _rsrv32_2[25];
+ u32 clk_src_xusb_core_host; /* _CLK_SOURCE_XUSB_CORE_HOST 0x600 */
+ u32 clk_src_xusb_falcon; /* _CLK_SOURCE_XUSB_FALCON 0x604 */
+ u32 clk_src_xusb_fs; /* _CLK_SOURCE_XUSB_FS 0x608 */
+ u32 clk_src_xusb_core_dev; /* _CLK_SOURCE_XUSB_CORE_DEV 0x60c */
+ u32 clk_src_xusb_ss; /* _CLK_SOURCE_XUSB_SS 0x610 */
+ u32 clk_src_cilab; /* _CLK_SOURCE_CILAB 0x614 */
+ u32 clk_src_cilcd; /* _CLK_SOURCE_CILCD 0x618 */
+ u32 clk_src_cile; /* _CLK_SOURCE_CILE 0x61c */
+ u32 clk_src_dsia_lp; /* _CLK_SOURCE_DSIA_LP 0x620 */
+ u32 clk_src_dsib_lp; /* _CLK_SOURCE_DSIB_LP 0x624 */
+ u32 clk_src_entropy; /* _CLK_SOURCE_ENTROPY 0x628 */
+ u32 clk_src_dvfs_ref; /* _CLK_SOURCE_DVFS_REF 0x62c */
+ u32 clk_src_dvfs_soc; /* _CLK_SOURCE_DVFS_SOC 0x630 */
+ u32 clk_src_traceclkin; /* _CLK_SOURCE_TRACECLKIN 0x634 */
+ u32 clk_src_adx0; /* _CLK_SOURCE_ADX0 0x638 */
+ u32 clk_src_amx0; /* _CLK_SOURCE_AMX0 0x63c */
+ u32 clk_src_emc_latency; /* _CLK_SOURCE_EMC_LATENCY 0x640 */
+ u32 clk_src_soc_therm; /* _CLK_SOURCE_SOC_THERM 0x644 */
+};
+check_member(clk_rst_ctlr, clk_src_soc_therm, 0x644);
+
+#define TEGRA_DEV_L 0
+#define TEGRA_DEV_H 1
+#define TEGRA_DEV_U 2
+#define TEGRA_DEV_V 0
+#define TEGRA_DEV_W 1
+
+#define SIMPLE_PLLX (CLOCK_ID_XCPU - CLOCK_ID_FIRST_SIMPLE)
+
+/* Bits to enable/reset modules */
+#define CLK_ENB_CPU (1 << 0)
+#define SWR_TRIG_SYS_RST (1 << 2)
+#define SWR_CSITE_RST (1 << 9)
+#define CLK_ENB_CSITE (1 << 9)
+
+/* CRC_SUPER_CCLK_DIVIDER_0 0x24 */
+#define SUPER_CDIV_ENB_ENABLE (1 << 31)
+
+/* CLK_RST_CONTROLLER_MISC_CLK_ENB 0x48 */
+#define EN_PPSB_STOPCLK (1 << 0)
+
+/* CLK_RST_CONTROLLER_CLK_CPU_CMPLX_0 (0x4C) */
+#define CPU3_CLK_STP_SHIFT 11
+#define CPU2_CLK_STP_SHIFT 10
+#define CPU1_CLK_STP_SHIFT 9
+#define CPU0_CLK_STP_SHIFT 8
+#define CPU0_CLK_STP_MASK (1U << CPU0_CLK_STP_SHIFT)
+
+/* CRC_OSC_CTRL_0 0x50 */
+#define OSC_FREQ_SHIFT 28
+#define OSC_FREQ_MASK (0xf << OSC_FREQ_SHIFT)
+#define OSC_PREDIV_SHIFT 26
+#define OSC_PREDIV_MASK (0x3 << OSC_PREDIV_SHIFT)
+#define OSC_XOFS_SHIFT 4
+#define OSC_XOFS_MASK (0x3F << OSC_XOFS_SHIFT)
+#define OSC_DRIVE_STRENGTH 7
+#define OSC_XOBP (1 << 1)
+#define OSC_XOE (1 << 0)
+
+enum {
+ OSC_FREQ_12 = 8, /* 12.0MHz */
+ OSC_FREQ_13 = 0, /* 13.0MHz */
+ OSC_FREQ_16P8 = 1, /* 16.8MHz */
+ OSC_FREQ_19P2 = 4, /* 19.2MHz */
+ OSC_FREQ_26 = 12, /* 26.0MHz */
+ OSC_FREQ_38P4 = 5, /* 38.4MHz */
+ OSC_FREQ_48 = 9, /* 48.0MHz */
+};
+
+/* CLK_RST_CONTROLLER_PLL*_BASE_0 */
+#define PLL_BASE_BYPASS (1U << 31)
+#define PLL_BASE_ENABLE (1U << 30)
+#define PLL_BASE_REF_DIS (1U << 29)
+#define PLL_BASE_OVRRIDE (1U << 28)
+#define PLL_BASE_LOCK (1U << 27)
+
+#define PLL_BASE_DIVP_SHIFT 20
+#define PLL_BASE_DIVP_MASK (7U << PLL_BASE_DIVP_SHIFT)
+
+#define PLL_BASE_DIVN_SHIFT 8
+#define PLL_BASE_DIVN_MASK (0x3ffU << PLL_BASE_DIVN_SHIFT)
+
+#define PLL_BASE_DIVM_SHIFT 0
+#define PLL_BASE_DIVM_MASK (0x1f << PLL_BASE_DIVM_SHIFT)
+
+/* SPECIAL CASE: PLLM, PLLC and PLLX use different-sized fields here */
+#define PLLCX_BASE_DIVP_MASK (0xfU << PLL_BASE_DIVP_SHIFT)
+#define PLLM_BASE_DIVP_MASK (0x1U << PLL_BASE_DIVP_SHIFT)
+#define PLLCMX_BASE_DIVN_MASK (0xffU << PLL_BASE_DIVN_SHIFT)
+#define PLLCMX_BASE_DIVM_MASK (0xffU << PLL_BASE_DIVM_SHIFT)
+
+/* PLLM specific registers */
+#define PLLM_MISC1_SETUP_SHIFT 0
+#define PLLM_MISC1_PD_LSHIFT_PH45_SHIFT 28
+#define PLLM_MISC1_PD_LSHIFT_PH90_SHIFT 29
+#define PLLM_MISC1_PD_LSHIFT_PH135_SHIFT 30
+#define PLLM_MISC2_KCP_SHIFT 1
+#define PLLM_MISC2_KVCO_SHIFT 0
+#define PLLM_OUT1_RSTN_RESET_DISABLE (1 << 0)
+
+/* Generic, indiscriminate divisor mask. May catch some innocent bystander bits
+ * on the side that we don't particularly care about. */
+#define PLL_BASE_DIV_MASK (0xffffff)
+
+/* CLK_RST_CONTROLLER_PLL*_OUT*_0 */
+#define PLL_OUT_RSTN (1 << 0)
+#define PLL_OUT_CLKEN (1 << 1)
+#define PLL_OUT_OVR (1 << 2)
+
+#define PLL_OUT_RATIO_SHIFT 8
+#define PLL_OUT_RATIO_MASK (0xffU << PLL_OUT_RATIO_SHIFT)
+
+#define PLL_OUT1_SHIFT 0
+#define PLL_OUT2_SHIFT 16
+#define PLL_OUT3_SHIFT 0
+#define PLL_OUT4_SHIFT 16
+
+/* CLK_RST_CONTROLLER_PLL*_MISC_0 */
+#define PLL_MISC_DCCON (1 << 20)
+
+#define PLL_MISC_CPCON_SHIFT 8
+#define PLL_MISC_CPCON_MASK (0xfU << PLL_MISC_CPCON_SHIFT)
+
+#define PLL_MISC_LFCON_SHIFT 4
+#define PLL_MISC_LFCON_MASK (0xfU << PLL_MISC_LFCON_SHIFT)
+
+/* This bit is different all over the place. Oh joy... */
+#define PLLDPD2_MISC_LOCK_ENABLE (1 << 30)
+#define PLLC_MISC_LOCK_ENABLE (1 << 24)
+#define PLLUD_MISC_LOCK_ENABLE (1 << 22)
+#define PLLD_MISC_CLK_ENABLE (1 << 30)
+#define PLLPAXS_MISC_LOCK_ENABLE (1 << 18)
+#define PLLE_MISC_LOCK_ENABLE (1 << 9)
+
+#define PLLU_MISC_VCO_FREQ (1 << 20)
+
+/* PLLX_BASE_0 0xe0 */
+#define PLLX_BASE_PLLX_ENABLE (1 << 30)
+
+/* CLK_RST_CONTROLLER_PLLX_MISC_3 */
+#define PLLX_IDDQ_SHIFT 3
+#define PLLX_IDDQ_MASK (1U << PLLX_IDDQ_SHIFT)
+
+#define CLK_DIVISOR_MASK (0xffff)
+
+#define CLK_SOURCE_SHIFT 29
+#define CLK_SOURCE_MASK (0x7 << CLK_SOURCE_SHIFT)
+
+#define CLK_SOURCE_EMC_MC_EMC_SAME_FREQ (1 << 16)
+
+#define CLK_UART_DIV_OVERRIDE (1 << 24)
+
+/* CLK_RST_CONTROLLER_SCLK_BURST_POLICY */
+#define SCLK_SYS_STATE_SHIFT 28U
+#define SCLK_SYS_STATE_MASK (15U << SCLK_SYS_STATE_SHIFT)
+enum {
+ SCLK_SYS_STATE_STDBY,
+ SCLK_SYS_STATE_IDLE,
+ SCLK_SYS_STATE_RUN,
+ SCLK_SYS_STATE_IRQ = 4U,
+ SCLK_SYS_STATE_FIQ = 8U,
+};
+#define SCLK_COP_FIQ_MASK (1 << 27)
+#define SCLK_CPU_FIQ_MASK (1 << 26)
+#define SCLK_COP_IRQ_MASK (1 << 25)
+#define SCLK_CPU_IRQ_MASK (1 << 24)
+
+#define SCLK_FIQ_SHIFT 12
+#define SCLK_FIQ_MASK (7 << SCLK_FIQ_SHIFT)
+#define SCLK_IRQ_SHIFT 8
+#define SCLK_IRQ_MASK (7 << SCLK_FIQ_SHIFT)
+#define SCLK_RUN_SHIFT 4
+#define SCLK_RUN_MASK (7 << SCLK_FIQ_SHIFT)
+#define SCLK_IDLE_SHIFT 0
+#define SCLK_IDLE_MASK (7 << SCLK_FIQ_SHIFT)
+enum {
+ SCLK_SOURCE_CLKM,
+ SCLK_SOURCE_PLLC_OUT1,
+ SCLK_SOURCE_PLLP_OUT4,
+ SCLK_SOURCE_PLLP_OUT3,
+ SCLK_SOURCE_PLLP_OUT2,
+ SCLK_SOURCE_PLLC_OUT0,
+ SCLK_SOURCE_CLKS,
+ SCLK_SOURCE_PLLM_OUT1,
+};
+
+/* CLK_RST_CONTROLLER_SUPER_SCLK_DIVIDER 0x2c */
+#define SCLK_DIV_ENB (1 << 31)
+#define SCLK_DIVIDEND_SHIFT 8
+#define SCLK_DIVIDEND_MASK (0xff << SCLK_DIVIDEND_SHIFT)
+#define SCLK_DIVISOR_SHIFT 0
+#define SCLK_DIVISOR_MASK (0xff << SCLK_DIVISOR_SHIFT)
+
+/* CLK_RST_CONTROLLER_CLK_SYSTEM_RATE 0x30 */
+#define HCLK_DISABLE (1 << 7)
+#define HCLK_DIVISOR_SHIFT 4
+#define HCLK_DIVISOR_MASK (3 << AHB_RATE_SHIFT)
+#define PCLK_DISABLE (1 << 3)
+#define PCLK_DIVISOR_SHIFT 0
+#define PCLK_DIVISOR_MASK (3 << AHB_RATE_SHIFT)
+
+/* CRC_CLK_SOURCE_MSELECT_0 0x3b4 */
+#define MSELECT_CLK_SRC_PLLP_OUT0 (0 << 29)
+
+/* CRC_CLK_ENB_V_SET_0 0x440 */
+#define SET_CLK_ENB_CPUG_ENABLE (1 << 0)
+#define SET_CLK_ENB_CPULP_ENABLE (1 << 1)
+#define SET_CLK_ENB_MSELECT_ENABLE (1 << 3)
+
+/* CLK_RST_CONTROLLER_UTMIP_PLL_CFG1_0 0x484 */
+#define PLLU_POWERDOWN (1 << 16)
+#define PLL_ENABLE_POWERDOWN (1 << 14)
+#define PLL_ACTIVE_POWERDOWN (1 << 12)
+
+/* CLK_RST_CONTROLLER_UTMIP_PLL_CFG2_0 0x488 */
+#define UTMIP_FORCE_PD_SAMP_C_POWERDOWN (1 << 4)
+#define UTMIP_FORCE_PD_SAMP_B_POWERDOWN (1 << 2)
+#define UTMIP_FORCE_PD_SAMP_A_POWERDOWN (1 << 0)
+
+// CCLK_BRST_POL
+enum {
+ CRC_CCLK_BRST_POL_PLLX_OUT0 = 0x8,
+ CRC_CCLK_BRST_POL_CPU_STATE_RUN = 0x2
+};
+
+// SUPER_CCLK_DIVIDER
+enum {
+ CRC_SUPER_CCLK_DIVIDER_SUPER_CDIV_ENB = 1 << 31
+};
+
+// CLK_CPU_CMPLX_CLR
+enum {
+ CRC_CLK_CLR_CPU0_STP = 0x1 << 8,
+ CRC_CLK_CLR_CPU1_STP = 0x1 << 9,
+ CRC_CLK_CLR_CPU2_STP = 0x1 << 10,
+ CRC_CLK_CLR_CPU3_STP = 0x1 << 11
+};
+
+// RST_CPUG_CMPLX_CLR
+enum {
+ CRC_RST_CPUG_CLR_CPU0 = 0x1 << 0,
+ CRC_RST_CPUG_CLR_CPU1 = 0x1 << 1,
+ CRC_RST_CPUG_CLR_CPU2 = 0x1 << 2,
+ CRC_RST_CPUG_CLR_CPU3 = 0x1 << 3,
+ CRC_RST_CPUG_CLR_DBG0 = 0x1 << 12,
+ CRC_RST_CPUG_CLR_DBG1 = 0x1 << 13,
+ CRC_RST_CPUG_CLR_DBG2 = 0x1 << 14,
+ CRC_RST_CPUG_CLR_DBG3 = 0x1 << 15,
+ CRC_RST_CPUG_CLR_CORE0 = 0x1 << 16,
+ CRC_RST_CPUG_CLR_CORE1 = 0x1 << 17,
+ CRC_RST_CPUG_CLR_CORE2 = 0x1 << 18,
+ CRC_RST_CPUG_CLR_CORE3 = 0x1 << 19,
+ CRC_RST_CPUG_CLR_CX0 = 0x1 << 20,
+ CRC_RST_CPUG_CLR_CX1 = 0x1 << 21,
+ CRC_RST_CPUG_CLR_CX2 = 0x1 << 22,
+ CRC_RST_CPUG_CLR_CX3 = 0x1 << 23,
+ CRC_RST_CPUG_CLR_L2 = 0x1 << 24,
+ CRC_RST_CPUG_CLR_NONCPU = 0x1 << 29,
+ CRC_RST_CPUG_CLR_PDBG = 0x1 << 30,
+};
+
+// RST_CPULP_CMPLX_CLR
+enum {
+ CRC_RST_CPULP_CLR_CPU0 = 0x1 << 0,
+ CRC_RST_CPULP_CLR_DBG0 = 0x1 << 12,
+ CRC_RST_CPULP_CLR_CORE0 = 0x1 << 16,
+ CRC_RST_CPULP_CLR_CX0 = 0x1 << 20,
+ CRC_RST_CPULP_CLR_L2 = 0x1 << 24,
+ CRC_RST_CPULP_CLR_NONCPU = 0x1 << 29,
+ CRC_RST_CPULP_CLR_PDBG = 0x1 << 30,
+};
+
+#endif /* _TEGRA124_CLK_RST_H_ */
diff --git a/src/soc/nvidia/tegra124/include/soc/clock.h b/src/soc/nvidia/tegra124/include/soc/clock.h
index 82b2ad8..3133d0f 100644
--- a/src/soc/nvidia/tegra124/include/soc/clock.h
+++ b/src/soc/nvidia/tegra124/include/soc/clock.h
@@ -21,7 +21,7 @@
#include <arch/hlt.h>
#include <arch/io.h>
#include <console/console.h>
-#include <soc/nvidia/tegra124/clk_rst.h>
+#include <soc/clk_rst.h>
#include <stdint.h>
#include <stdlib.h>
diff --git a/src/soc/nvidia/tegra124/include/soc/dma.h b/src/soc/nvidia/tegra124/include/soc/dma.h
new file mode 100644
index 0000000..e37bf74
--- /dev/null
+++ b/src/soc/nvidia/tegra124/include/soc/dma.h
@@ -0,0 +1,190 @@
+/*
+ * (C) Copyright 2010,2011
+ * NVIDIA Corporation <www.nvidia.com>
+ * Copyright (C) 2013 Google Inc.
+ *
+ * This program is free software; you can redistribute it and/or modify it
+ * under the terms and conditions of the GNU General Public License,
+ * version 2, as published by the Free Software Foundation.
+ *
+ * This program is distributed in the hope it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
+ * more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program. If not, see <http://www.gnu.org/licenses/>.
+ */
+
+#ifndef __NVIDIA_TEGRA124_DMA_H__
+#define __NVIDIA_TEGRA124_DMA_H__
+
+#include <inttypes.h>
+#include <soc/addressmap.h>
+
+/*
+ * The DMA engine operates on 4 bytes at a time, so make sure any data
+ * passed via DMA is aligned to avoid underrun/overrun.
+ */
+#define TEGRA_DMA_ALIGN_BYTES 4
+
+/*
+ * Note: Many APB DMA controller registers are laid out such that each
+ * bit controls or represents the status for the corresponding channel.
+ * So we will not bother to list each individual bit in this case.
+ */
+#define APB_COMMAND_GEN (1 << 31)
+
+#define APB_CNTRL_REG_COUNT_VALUE_MASK 0xffff
+#define APB_CNTRL_REG_COUNT_VALUE_SHIFT 0
+
+/*
+ * Note: Many APB DMA controller registers are laid out such that each
+ * bit controls or represents the status for the corresponding channel.
+ * So we will not bother to list each individual bit in this case.
+ */
+#define APB_COMMAND_GEN (1 << 31)
+
+#define APB_CNTRL_REG_COUNT_VALUE_MASK 0xffff
+#define APB_CNTRL_REG_COUNT_VALUE_SHIFT 0
+struct apb_dma {
+ u32 command; /* 0x00 */
+ u32 status; /* 0x04 */
+ u32 rsvd1[2];
+ u32 cntrl_reg; /* 0x10 */
+ u32 irq_sta_cpu; /* 0x14 */
+ u32 irq_sta_cop; /* 0x18 */
+ u32 irq_mask; /* 0x1c */
+ u32 irq_mask_set; /* 0x20 */
+ u32 irq_mask_clr; /* 0x24 */
+ u32 trig_reg; /* 0x28 */
+ u32 channel_trig_reg; /* 0x2c */
+ u32 dma_status; /* 0x30 */
+ u32 channel_en_reg; /* 0x34 */
+ u32 security_reg; /* 0x38 */
+ u32 channel_swid; /* 0x3c */
+ u32 rsvd[1];
+ u32 chan_wt_reg0; /* 0x44 */
+ u32 chan_wt_reg1; /* 0x48 */
+ u32 chan_wt_reg2; /* 0x4c */
+ u32 chan_wr_reg3; /* 0x50 */
+ u32 channel_swid1; /* 0x54 */
+} __attribute__((packed));
+check_member(apb_dma, channel_swid1, 0x54);
+
+/*
+ * Naming in the doc included a superfluous _CHANNEL_n_ for
+ * each entry and was left out for the sake of conciseness.
+ */
+#define APB_CSR_ENB (1 << 31)
+#define APB_CSR_IE_EOC (1 << 30)
+#define APB_CSR_HOLD (1 << 29)
+#define APB_CSR_DIR (1 << 28)
+#define APB_CSR_ONCE (1 << 27)
+#define APB_CSR_FLOW (1 << 21)
+#define APB_CSR_REQ_SEL_MASK 0x1f
+#define APB_CSR_REQ_SEL_SHIFT 16
+
+enum apbdmachan_req_sel {
+ APBDMA_SLAVE_CNTR_REQ = 0,
+ APBDMA_SLAVE_APBIF_CH0 = 1,
+ APBDMA_SLAVE_APBIF_CH1 = 2,
+ APBDMA_SLAVE_APBIF_CH2 = 3,
+ APBDMA_SLAVE_APBIF_CH3 = 4,
+ APBDMA_SLAVE_HSI = 5,
+ APBDMA_SLAVE_APBIF_CH4 = 6,
+ APBDMA_SLAVE_APBIF_CH5 = 7,
+ APBDMA_SLAVE_UART_A = 8,
+ APBDMA_SLAVE_UART_B = 9,
+ APBDMA_SLAVE_UART_C = 10,
+ APBDMA_SLAVE_DTV = 11,
+ APBDMA_SLAVE_APBIF_CH6 = 12,
+ APBDMA_SLAVE_APBIF_CH7 = 13,
+ APBDMA_SLAVE_APBIF_CH8 = 14,
+ APBDMA_SLAVE_SL2B1 = 15,
+ APBDMA_SLAVE_SL2B2 = 16,
+ APBDMA_SLAVE_SL2B3 = 17,
+ APBDMA_SLAVE_SL2B4 = 18,
+ APBDMA_SLAVE_UART_D = 19,
+ APBDMA_SLAVE_UART_E = 20,
+ APBDMA_SLAVE_I2C = 21,
+ APBDMA_SLAVE_I2C2 = 22,
+ APBDMA_SLAVE_I2C3 = 23,
+ APBDMA_SLAVE_DVC_I2C = 24,
+ APBDMA_SLAVE_OWR = 25,
+ APBDMA_SLAVE_I2C4 = 26,
+ APBDMA_SLAVE_SL2B5 = 27,
+ APBDMA_SLAVE_SL2B6 = 28,
+ APBDMA_SLAVE_APBIF_CH9 = 29,
+ APBDMA_SLAVE_I2C6 = 30,
+ APBDMA_SLAVE_NA31 = 31,
+};
+
+#define APB_STA_BSY (1 << 31)
+#define APB_STA_ISE_EOC (1 << 30)
+#define APB_STA_HALT (1 << 29)
+#define APB_STA_PING_PONG_STA (1 << 28)
+#define APB_STA_DMA_ACTIVITY (1 << 27)
+#define APB_STA_CHANNEL_PAUSE (1 << 26)
+
+#define APB_CSRE_CHANNEL_PAUSE (1 << 31)
+#define APB_CSRE_TRIG_SEL_MASK 0x3f
+#define APB_CSRE_TRIG_SEL_SHIFT 14
+
+#define AHB_PTR_MASK (0x3fffffff)
+#define AHB_PTR_SHIFT 2
+
+#define AHB_SEQ_INTR_ENB (1 << 31)
+#define AHB_BUS_WIDTH_MASK 0x7
+#define AHB_BUS_WIDTH_SHIFT 28
+#define AHB_DATA_SWAP (1 << 27)
+#define AHB_BURST_MASK 0x7
+#define AHB_BURST_SHIFT 24
+#define AHB_SEQ_DBL_BUF (1 << 19)
+#define AHB_SEQ_WRAP_MASK 0x7
+#define AHB_SEQ_WRAP_SHIFT 16
+
+#define APB_PTR_MASK 0x3fffffff
+#define APB_PTR_SHIFT 2
+
+#define APB_BUS_WIDTH_MASK 0x7
+#define APB_BUS_WIDTH_SHIFT 28
+#define APB_DATA_SWAP (1 << 27)
+#define APB_ADDR_WRAP_MASK 0x7
+#define APB_ADDR_WRAP_SHIFT 16
+
+#define APB_WORD_TRANSFER_MASK 0x0fffffff
+#define APB_WORD_TRANSFER_SHIFT 2
+
+struct apb_dma_channel_regs {
+ u32 csr; /* 0x00 */
+ u32 sta; /* 0x04 */
+ u32 dma_byte_sta; /* 0x08 */
+ u32 csre; /* 0x0c */
+ u32 ahb_ptr; /* 0x10 */
+ u32 ahb_seq; /* 0x14 */
+ u32 apb_ptr; /* 0x18 */
+ u32 apb_seq; /* 0x1c */
+ u32 wcount; /* 0x20 */
+ u32 word_transfer; /* 0x24 */
+} __attribute__((packed));
+check_member(apb_dma_channel_regs, word_transfer, 0x24);
+
+struct apb_dma_channel {
+ const int num;
+ struct apb_dma_channel_regs *regs;
+
+ /*
+ * Basic high-level semaphore that can be used to "claim"
+ * a DMA channel e.g. by SPI, I2C, or other peripheral driver.
+ */
+ int in_use;
+};
+
+struct apb_dma_channel * const dma_claim(void);
+void dma_release(struct apb_dma_channel * const channel);
+int dma_start(struct apb_dma_channel * const channel);
+int dma_stop(struct apb_dma_channel * const channel);
+int dma_busy(struct apb_dma_channel * const channel);
+
+#endif /* __NVIDIA_TEGRA124_DMA_H__ */
diff --git a/src/soc/nvidia/tegra124/include/soc/early_configs.h b/src/soc/nvidia/tegra124/include/soc/early_configs.h
new file mode 100644
index 0000000..69511d2
--- /dev/null
+++ b/src/soc/nvidia/tegra124/include/soc/early_configs.h
@@ -0,0 +1,20 @@
+/*
+ * This file is part of the coreboot project.
+ *
+ * Copyright 2014 Google Inc.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
+ */
+
+void early_mainboard_init(void);
diff --git a/src/soc/nvidia/tegra124/include/soc/emc.h b/src/soc/nvidia/tegra124/include/soc/emc.h
new file mode 100644
index 0000000..f9d415b
--- /dev/null
+++ b/src/soc/nvidia/tegra124/include/soc/emc.h
@@ -0,0 +1,323 @@
+/*
+ * Copyright (c) 2013, NVIDIA CORPORATION. All rights reserved.
+ * Copyright (C) 2013 Google Inc.
+ *
+ * This program is free software; you can redistribute it and/or modify it
+ * under the terms and conditions of the GNU General Public License,
+ * version 2, as published by the Free Software Foundation.
+ *
+ * This program is distributed in the hope it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
+ * more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program. If not, see <http://www.gnu.org/licenses/>.
+ */
+
+#ifndef __SOC_NVIDIA_TEGRA124_EMC_H__
+#define __SOC_NVIDIA_TEGRA124_EMC_H__
+
+#include <stddef.h>
+#include <stdint.h>
+
+enum {
+ EMC_PIN_RESET_MASK = 1 << 8,
+ EMC_PIN_RESET_ACTIVE = 0 << 8,
+ EMC_PIN_RESET_INACTIVE = 1 << 8,
+ EMC_PIN_DQM_MASK = 1 << 4,
+ EMC_PIN_DQM_NORMAL = 0 << 4,
+ EMC_PIN_DQM_INACTIVE = 1 << 4,
+ EMC_PIN_CKE_MASK = 1 << 0,
+ EMC_PIN_CKE_POWERDOWN = 0 << 0,
+ EMC_PIN_CKE_NORMAL = 1 << 0,
+
+ EMC_REF_CMD_MASK = 1 << 0,
+ EMC_REF_CMD_REFRESH = 1 << 0,
+ EMC_REF_NORMAL_MASK = 1 << 1,
+ EMC_REF_NORMAL_INIT = 0 << 1,
+ EMC_REF_NORMAL_ENABLED = 1 << 1,
+ EMC_REF_NUM_SHIFT = 8,
+ EMC_REF_NUM_MASK = 0xFF << EMC_REF_NUM_SHIFT,
+ EMC_REF_DEV_SELECTN_SHIFT = 30,
+ EMC_REF_DEV_SELECTN_MASK = 3 << EMC_REF_DEV_SELECTN_SHIFT,
+
+ EMC_REFCTRL_REF_VALID_MASK = 1 << 31,
+ EMC_REFCTRL_REF_VALID_DISABLED = 0 << 31,
+ EMC_REFCTRL_REF_VALID_ENABLED = 1 << 31,
+
+ EMC_CFG_EMC2PMACRO_CFG_BYPASS_ADDRPIPE_MASK = 1 << 1,
+ EMC_CFG_EMC2PMACRO_CFG_BYPASS_DATAPIPE1_MASK = 1 << 2,
+ EMC_CFG_EMC2PMACRO_CFG_BYPASS_DATAPIPE2_MASK = 1 << 3,
+
+ EMC_NOP_NOP_CMD_SHIFT = 0,
+ EMC_NOP_NOP_CMD_MASK = 1 << EMC_NOP_NOP_CMD_SHIFT,
+ EMC_NOP_NOP_DEV_SELECTN_SHIFT = 30,
+ EMC_NOP_NOP_DEV_SELECTN_MASK = 3 << EMC_NOP_NOP_DEV_SELECTN_SHIFT,
+
+ EMC_TIMING_CONTROL_TIMING_UPDATE = 1,
+};
+
+struct tegra_emc_regs {
+ uint32_t intstatus; /* 0x0 */
+ uint32_t intmask; /* 0x4 */
+ uint32_t dbg; /* 0x8 */
+ uint32_t cfg; /* 0xc */
+ uint32_t adr_cfg; /* 0x10 */
+ uint32_t rsvd_0x14[3]; /* 0x14 */
+
+ uint32_t refctrl; /* 0x20 */
+ uint32_t pin; /* 0x24 */
+ uint32_t timing_control; /* 0x28 */
+ uint32_t rc; /* 0x2c */
+ uint32_t rfc; /* 0x30 */
+ uint32_t ras; /* 0x34 */
+ uint32_t rp; /* 0x38 */
+ uint32_t r2w; /* 0x3c */
+ uint32_t w2r; /* 0x40 */
+ uint32_t r2p; /* 0x44 */
+ uint32_t w2p; /* 0x48 */
+ uint32_t rd_rcd; /* 0x4c */
+ uint32_t wr_rcd; /* 0x50 */
+ uint32_t rrd; /* 0x54 */
+ uint32_t rext; /* 0x58 */
+ uint32_t wdv; /* 0x5c */
+ uint32_t quse; /* 0x60 */
+ uint32_t qrst; /* 0x64 */
+ uint32_t qsafe; /* 0x68 */
+ uint32_t rdv; /* 0x6c */
+ uint32_t refresh; /* 0x70 */
+ uint32_t burst_refresh_num; /* 0x74 */
+ uint32_t pdex2wr; /* 0x78 */
+ uint32_t pdex2rd; /* 0x7c */
+ uint32_t pchg2pden; /* 0x80 */
+ uint32_t act2pden; /* 0x84 */
+ uint32_t ar2pden; /* 0x88 */
+ uint32_t rw2pden; /* 0x8c */
+ uint32_t txsr; /* 0x90 */
+ uint32_t tcke; /* 0x94 */
+ uint32_t tfaw; /* 0x98 */
+ uint32_t trpab; /* 0x9c */
+ uint32_t tclkstable; /* 0xa0 */
+ uint32_t tclkstop; /* 0xa4 */
+ uint32_t trefbw; /* 0xa8 */
+ uint32_t rsvd_0xac[1]; /* 0xac */
+ uint32_t odt_write; /* 0xb0 */
+ uint32_t odt_read; /* 0xb4 */
+ uint32_t wext; /* 0xb8 */
+ uint32_t ctt; /* 0xbc */
+ uint32_t rfc_slr; /* 0xc0 */
+ uint32_t mrs_wait_cnt2; /* 0xc4 */
+ uint32_t mrs_wait_cnt; /* 0xc8 */
+ uint32_t mrs; /* 0xcc */
+ uint32_t emrs; /* 0xd0 */
+ uint32_t ref; /* 0xd4 */
+ uint32_t pre; /* 0xd8 */
+ uint32_t nop; /* 0xdc */
+ uint32_t self_ref; /* 0xe0 */
+ uint32_t dpd; /* 0xe4 */
+ uint32_t mrw; /* 0xe8 */
+ uint32_t mrr; /* 0xec */
+ uint32_t cmdq; /* 0xf0 */
+ uint32_t mc2emcq; /* 0xf4 */
+ uint32_t xm2dqspadctrl3; /* 0xf8 */
+ uint32_t rsvd_0xfc[1]; /* 0xfc */
+ uint32_t fbio_spare; /* 0x100 */
+ uint32_t fbio_cfg5; /* 0x104 */
+ uint32_t fbio_wrptr_eq_2; /* 0x108 */
+ uint32_t rsvd_0x10c[2]; /* 0x10c */
+
+ uint32_t fbio_cfg6; /* 0x114 */
+ uint32_t rsvd_0x118[2]; /* 0x118 */
+
+ uint32_t cfg_rsv; /* 0x120 */
+ uint32_t acpd_control; /* 0x124 */
+ uint32_t rsvd_0x128[1]; /* 0x128 */
+ uint32_t emrs2; /* 0x12c */
+ uint32_t emrs3; /* 0x130 */
+ uint32_t mrw2; /* 0x134 */
+ uint32_t mrw3; /* 0x138 */
+ uint32_t mrw4; /* 0x13c */
+ uint32_t clken_override; /* 0x140 */
+ uint32_t r2r; /* 0x144 */
+ uint32_t w2w; /* 0x148 */
+ uint32_t einput; /* 0x14c */
+ uint32_t einput_duration; /* 0x150 */
+ uint32_t puterm_extra; /* 0x154 */
+ uint32_t tckesr; /* 0x158 */
+ uint32_t tpd; /* 0x15c */
+ uint32_t rsvd_0x160[81]; /* 0x160 */
+
+ uint32_t auto_cal_config; /* 0x2a4 */
+ uint32_t auto_cal_interval; /* 0x2a8 */
+ uint32_t auto_cal_status; /* 0x2ac */
+ uint32_t req_ctrl; /* 0x2b0 */
+ uint32_t status; /* 0x2b4 */
+ uint32_t cfg_2; /* 0x2b8 */
+ uint32_t cfg_dig_dll; /* 0x2bc */
+ uint32_t cfg_dig_dll_period; /* 0x2c0 */
+ uint32_t rsvd_0x2c4[1]; /* 0x2c4 */
+ uint32_t dig_dll_status; /* 0x2c8 */
+ uint32_t rdv_mask; /* 0x2cc */
+ uint32_t wdv_mask; /* 0x2d0 */
+ uint32_t rsvd_0x2d4[1]; /* 0x2d4 */
+ uint32_t ctt_duration; /* 0x2d8 */
+ uint32_t ctt_term_ctrl; /* 0x2dc */
+ uint32_t zcal_interval; /* 0x2e0 */
+ uint32_t zcal_wait_cnt; /* 0x2e4 */
+ uint32_t zcal_mrw_cmd; /* 0x2e8 */
+ uint32_t zq_cal; /* 0x2ec */
+ uint32_t xm2cmdpadctrl; /* 0x2f0 */
+ uint32_t xm2cmdpadctrl2; /* 0x2f4 */
+ uint32_t xm2dqspadctrl; /* 0x2f8 */
+ uint32_t xm2dqspadctrl2; /* 0x2fc */
+ uint32_t xm2dqpadctrl; /* 0x300 */
+ uint32_t xm2dqpadctrl2; /* 0x304 */
+ uint32_t xm2clkpadctrl; /* 0x308 */
+ uint32_t xm2comppadctrl; /* 0x30c */
+ uint32_t xm2vttgenpadctrl; /* 0x310 */
+ uint32_t xm2vttgenpadctrl2; /* 0x314 */
+ uint32_t xm2vttgenpadctrl3; /* 0x318 */
+ uint32_t emcpaden; /* 0x31c */
+ uint32_t xm2dqspadctrl4; /* 0x320 */
+ uint32_t scratch0; /* 0x324 */
+ uint32_t dll_xform_dqs0; /* 0x328 */
+ uint32_t dll_xform_dqs1; /* 0x32c */
+ uint32_t dll_xform_dqs2; /* 0x330 */
+ uint32_t dll_xform_dqs3; /* 0x334 */
+ uint32_t dll_xform_dqs4; /* 0x338 */
+ uint32_t dll_xform_dqs5; /* 0x33c */
+ uint32_t dll_xform_dqs6; /* 0x340 */
+ uint32_t dll_xform_dqs7; /* 0x344 */
+ uint32_t dll_xform_quse0; /* 0x348 */
+ uint32_t dll_xform_quse1; /* 0x34c */
+ uint32_t dll_xform_quse2; /* 0x350 */
+ uint32_t dll_xform_quse3; /* 0x354 */
+ uint32_t dll_xform_quse4; /* 0x358 */
+ uint32_t dll_xform_quse5; /* 0x35c */
+ uint32_t dll_xform_quse6; /* 0x360 */
+ uint32_t dll_xform_quse7; /* 0x364 */
+ uint32_t dll_xform_dq0; /* 0x368 */
+ uint32_t dll_xform_dq1; /* 0x36c */
+ uint32_t dll_xform_dq2; /* 0x370 */
+ uint32_t dll_xform_dq3; /* 0x374 */
+ uint32_t dli_rx_trim0; /* 0x378 */
+ uint32_t dli_rx_trim1; /* 0x37c */
+ uint32_t dli_rx_trim2; /* 0x380 */
+ uint32_t dli_rx_trim3; /* 0x384 */
+ uint32_t dli_rx_trim4; /* 0x388 */
+ uint32_t dli_rx_trim5; /* 0x38c */
+ uint32_t dli_rx_trim6; /* 0x390 */
+ uint32_t dli_rx_trim7; /* 0x394 */
+ uint32_t dli_tx_trim0; /* 0x398 */
+ uint32_t dli_tx_trim1; /* 0x39c */
+ uint32_t dli_tx_trim2; /* 0x3a0 */
+ uint32_t dli_tx_trim3; /* 0x3a4 */
+ uint32_t dli_trim_txdqs0; /* 0x3a8 */
+ uint32_t dli_trim_txdqs1; /* 0x3ac */
+ uint32_t dli_trim_txdqs2; /* 0x3b0 */
+ uint32_t dli_trim_txdqs3; /* 0x3b4 */
+ uint32_t dli_trim_txdqs4; /* 0x3b8 */
+ uint32_t dli_trim_txdqs5; /* 0x3bc */
+ uint32_t dli_trim_txdqs6; /* 0x3c0 */
+ uint32_t dli_trim_txdqs7; /* 0x3c4 */
+ uint32_t rsvd_0x3c8[1]; /* 0x3c8 */
+ uint32_t stall_then_exe_after_clkchange; /* 0x3cc */
+ uint32_t rsvd_0x3d0[1]; /* 0x3d0 */
+ uint32_t auto_cal_clk_status; /* 0x3d4 */
+ uint32_t sel_dpd_ctrl; /* 0x3d8 */
+ uint32_t pre_refresh_req_cnt; /* 0x3dc */
+ uint32_t dyn_self_ref_control; /* 0x3e0 */
+ uint32_t txsrdll; /* 0x3e4 */
+ uint32_t ccfifo_addr; /* 0x3e8 */
+ uint32_t ccfifo_data; /* 0x3ec */
+ uint32_t ccfifo_status; /* 0x3f0 */
+ uint32_t cdb_cntl_1; /* 0x3f4 */
+ uint32_t cdb_cntl_2; /* 0x3f8 */
+ uint32_t xm2clkpadctrl2; /* 0x3fc */
+ uint32_t swizzle_rank0_byte_cfg; /* 0x400 */
+ uint32_t swizzle_rank0_byte0; /* 0x404 */
+ uint32_t swizzle_rank0_byte1; /* 0x408 */
+ uint32_t swizzle_rank0_byte2; /* 0x40c */
+ uint32_t swizzle_rank0_byte3; /* 0x410 */
+ uint32_t swizzle_rank1_byte_cfg; /* 0x414 */
+ uint32_t swizzle_rank1_byte0; /* 0x418 */
+ uint32_t swizzle_rank1_byte1; /* 0x41c */
+ uint32_t swizzle_rank1_byte2; /* 0x420 */
+ uint32_t swizzle_rank1_byte3; /* 0x424 */
+ uint32_t ca_training_start; /* 0x428 */
+ uint32_t ca_training_busy; /* 0x42c */
+ uint32_t ca_training_cfg; /* 0x430 */
+ uint32_t ca_training_timing_cntl1; /* 0x434 */
+ uint32_t ca_training_timing_cntl2; /* 0x438 */
+ uint32_t ca_training_ca_lead_in; /* 0x43c */
+ uint32_t ca_training_ca; /* 0x440 */
+ uint32_t ca_training_ca_lead_out; /* 0x444 */
+ uint32_t ca_training_result1; /* 0x448 */
+ uint32_t ca_training_result2; /* 0x44c */
+ uint32_t ca_training_result3; /* 0x450 */
+ uint32_t ca_training_result4; /* 0x454 */
+ uint32_t auto_cal_config2; /* 0x458 */
+ uint32_t auto_cal_config3; /* 0x45c */
+ uint32_t auto_cal_status2; /* 0x460 */
+ uint32_t xm2cmdpadctrl3; /* 0x464 */
+ uint32_t ibdly; /* 0x468 */
+ uint32_t dll_xform_addr0; /* 0x46c */
+ uint32_t dll_xform_addr1; /* 0x470 */
+ uint32_t dll_xform_addr2; /* 0x474 */
+ uint32_t dli_addr_trim; /* 0x478 */
+ uint32_t dsr_vttgen_drv; /* 0x47c */
+ uint32_t txdsrvttgen; /* 0x480 */
+ uint32_t xm2cmdpadctrl4; /* 0x484 */
+ uint32_t xm2cmdpadctrl5; /* 0x488 */
+ uint32_t rsvd_0x48c[5]; /* 0x48c */
+
+ uint32_t dll_xform_dqs8; /* 0x4a0 */
+ uint32_t dll_xform_dqs9; /* 0x4a4 */
+ uint32_t dll_xform_dqs10; /* 0x4a8 */
+ uint32_t dll_xform_dqs11; /* 0x4ac */
+ uint32_t dll_xform_dqs12; /* 0x4b0 */
+ uint32_t dll_xform_dqs13; /* 0x4b4 */
+ uint32_t dll_xform_dqs14; /* 0x4b8 */
+ uint32_t dll_xform_dqs15; /* 0x4bc */
+ uint32_t dll_xform_quse8; /* 0x4c0 */
+ uint32_t dll_xform_quse9; /* 0x4c4 */
+ uint32_t dll_xform_quse10; /* 0x4c8 */
+ uint32_t dll_xform_quse11; /* 0x4cc */
+ uint32_t dll_xform_quse12; /* 0x4d0 */
+ uint32_t dll_xform_quse13; /* 0x4d4 */
+ uint32_t dll_xform_quse14; /* 0x4d8 */
+ uint32_t dll_xform_quse15; /* 0x4dc */
+ uint32_t dll_xform_dq4; /* 0x4e0 */
+ uint32_t dll_xform_dq5; /* 0x4e4 */
+ uint32_t dll_xform_dq6; /* 0x4e8 */
+ uint32_t dll_xform_dq7; /* 0x4ec */
+ uint32_t rsvd_0x4f0[12]; /* 0x4f0 */
+
+ uint32_t dli_trim_txdqs8; /* 0x520 */
+ uint32_t dli_trim_txdqs9; /* 0x524 */
+ uint32_t dli_trim_txdqs10; /* 0x528 */
+ uint32_t dli_trim_txdqs11; /* 0x52c */
+ uint32_t dli_trim_txdqs12; /* 0x530 */
+ uint32_t dli_trim_txdqs13; /* 0x534 */
+ uint32_t dli_trim_txdqs14; /* 0x538 */
+ uint32_t dli_trim_txdqs15; /* 0x53c */
+ uint32_t cdb_cntl_3; /* 0x540 */
+ uint32_t xm2dqspadctrl5; /* 0x544 */
+ uint32_t xm2dqspadctrl6; /* 0x548 */
+ uint32_t xm2dqpadctrl3; /* 0x54c */
+ uint32_t dll_xform_addr3; /* 0x550 */
+ uint32_t dll_xform_addr4; /* 0x554 */
+ uint32_t dll_xform_addr5; /* 0x558 */
+ uint32_t rsvd_0x55c[1]; /* 0x55c */
+ uint32_t cfg_pipe; /* 0x560 */
+ uint32_t qpop; /* 0x564 */
+ uint32_t quse_width; /* 0x568 */
+ uint32_t puterm_width; /* 0x56c */
+ uint32_t bgbias_ctl0; /* 0x570 */
+ uint32_t puterm_adj; /* 0x574 */
+} __attribute__((packed));
+
+check_member(tegra_emc_regs, puterm_adj, 0x574);
+
+#endif /* __SOC_NVIDIA_TEGRA124_EMC_H__ */
diff --git a/src/soc/nvidia/tegra124/include/soc/flow.h b/src/soc/nvidia/tegra124/include/soc/flow.h
new file mode 100644
index 0000000..416681a
--- /dev/null
+++ b/src/soc/nvidia/tegra124/include/soc/flow.h
@@ -0,0 +1,91 @@
+/*
+ * Copyright (c) 2010-2013, NVIDIA CORPORATION. All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify it
+ * under the terms and conditions of the GNU General Public License,
+ * version 2, as published by the Free Software Foundation.
+ *
+ * This program is distributed in the hope it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
+ * more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program. If not, see <http://www.gnu.org/licenses/>.
+ */
+
+#ifndef _TEGRA124_FLOW_H_
+#define _TEGRA124_FLOW_H_
+
+struct flow_ctlr {
+ u32 halt_cpu_events; /* offset 0x00 */
+ u32 halt_cop_events; /* offset 0x04 */
+ u32 cpu_csr; /* offset 0x08 */
+ u32 cop_csr; /* offset 0x0c */
+ u32 xrq_events; /* offset 0x10 */
+ u32 halt_cpu1_events; /* offset 0x14 */
+ u32 cpu1_csr; /* offset 0x18 */
+ u32 halt_cpu2_events; /* offset 0x1c */
+ u32 cpu2_csr; /* offset 0x20 */
+ u32 halt_cpu3_events; /* offset 0x24 */
+ u32 cpu3_csr; /* offset 0x28 */
+ u32 cluster_control; /* offset 0x2c */
+ u32 halt_cop1_events; /* offset 0x30 */
+ u32 halt_cop1_csr; /* offset 0x34 */
+ u32 cpu_pwr_csr; /* offset 0x38 */
+ u32 mpid; /* offset 0x3c */
+ u32 ram_repair; /* offset 0x40 */
+ u32 flow_dbg_sel; /* offset 0x44 */
+ u32 flow_dbg_cnt0; /* offset 0x48 */
+ u32 flow_dbg_cnt1; /* offset 0x4c */
+ u32 flow_dbg_qual; /* offset 0x50 */
+ u32 flow_ctlr_spare; /* offset 0x54 */
+ u32 ram_repair_cluster1;/* offset 0x58 */
+};
+check_member(flow_ctlr, ram_repair_cluster1, 0x58);
+
+enum {
+ FLOW_MODE_SHIFT = 29,
+ FLOW_MODE_MASK = 0x7 << FLOW_MODE_SHIFT,
+
+ FLOW_MODE_NONE = 0 << FLOW_MODE_SHIFT,
+ FLOW_MODE_RUN_AND_INT = 1 << FLOW_MODE_SHIFT,
+ FLOW_MODE_WAITEVENT = 2 << FLOW_MODE_SHIFT,
+ FLOW_MODE_WAITEVENT_AND_INT = 3 << FLOW_MODE_SHIFT,
+ FLOW_MODE_STOP_UNTIL_IRQ = 4 << FLOW_MODE_SHIFT,
+ FLOW_MODE_STOP_UNTIL_IRQ_AND_INT = 5 << FLOW_MODE_SHIFT,
+ FLOW_MODE_STOP_UNTIL_EVENT_AND_IRQ = 6 << FLOW_MODE_SHIFT,
+};
+
+/* HALT_COP_EVENTS_0, 0x04 */
+enum {
+ FLOW_EVENT_GIC_FIQ = 1 << 8,
+ FLOW_EVENT_GIC_IRQ = 1 << 9,
+ FLOW_EVENT_LIC_FIQ = 1 << 10,
+ FLOW_EVENT_LIC_IRQ = 1 << 11,
+ FLOW_EVENT_IBF = 1 << 12,
+ FLOW_EVENT_IBE = 1 << 13,
+ FLOW_EVENT_OBF = 1 << 14,
+ FLOW_EVENT_OBE = 1 << 15,
+ FLOW_EVENT_XRQ_A = 1 << 16,
+ FLOW_EVENT_XRQ_B = 1 << 17,
+ FLOW_EVENT_XRQ_C = 1 << 18,
+ FLOW_EVENT_XRQ_D = 1 << 19,
+ FLOW_EVENT_SMP30 = 1 << 20,
+ FLOW_EVENT_SMP31 = 1 << 21,
+ FLOW_EVENT_X_RDY = 1 << 22,
+ FLOW_EVENT_SEC = 1 << 23,
+ FLOW_EVENT_MSEC = 1 << 24,
+ FLOW_EVENT_USEC = 1 << 25,
+ FLOW_EVENT_X32K = 1 << 26,
+ FLOW_EVENT_SCLK = 1 << 27,
+ FLOW_EVENT_JTAG = 1 << 28
+};
+
+/* RAM_REPAIR, 0x40, 0x58 */
+enum {
+ RAM_REPAIR_REQ = 0x1 << 0,
+ RAM_REPAIR_STS = 0x1 << 1,
+};
+
+#endif /* _TEGRA124_FLOW_H_ */
diff --git a/src/soc/nvidia/tegra124/include/soc/gpio.h b/src/soc/nvidia/tegra124/include/soc/gpio.h
new file mode 100644
index 0000000..34de5b9
--- /dev/null
+++ b/src/soc/nvidia/tegra124/include/soc/gpio.h
@@ -0,0 +1,69 @@
+/*
+ * This file is part of the coreboot project.
+ *
+ * Copyright 2013 Google Inc.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
+ */
+
+#ifndef __SOC_NVIDIA_TEGRA124_GPIO_H__
+#define __SOC_NVIDIA_TEGRA124_GPIO_H__
+
+#include <soc/nvidia/tegra/gpio.h>
+#include <soc/pinmux.h> /* for pinmux constants in GPIO macro */
+#include <stdint.h>
+
+/* GPIO index constants. */
+
+#define GPIO_PORT_CONSTANTS(port) \
+ GPIO_##port##0_INDEX, GPIO_##port##1_INDEX, GPIO_##port##2_INDEX, \
+ GPIO_##port##3_INDEX, GPIO_##port##4_INDEX, GPIO_##port##5_INDEX, \
+ GPIO_##port##6_INDEX, GPIO_##port##7_INDEX
+
+enum {
+ GPIO_PORT_CONSTANTS(A),
+ GPIO_PORT_CONSTANTS(B),
+ GPIO_PORT_CONSTANTS(C),
+ GPIO_PORT_CONSTANTS(D),
+ GPIO_PORT_CONSTANTS(E),
+ GPIO_PORT_CONSTANTS(F),
+ GPIO_PORT_CONSTANTS(G),
+ GPIO_PORT_CONSTANTS(H),
+ GPIO_PORT_CONSTANTS(I),
+ GPIO_PORT_CONSTANTS(J),
+ GPIO_PORT_CONSTANTS(K),
+ GPIO_PORT_CONSTANTS(L),
+ GPIO_PORT_CONSTANTS(M),
+ GPIO_PORT_CONSTANTS(N),
+ GPIO_PORT_CONSTANTS(O),
+ GPIO_PORT_CONSTANTS(P),
+ GPIO_PORT_CONSTANTS(Q),
+ GPIO_PORT_CONSTANTS(R),
+ GPIO_PORT_CONSTANTS(S),
+ GPIO_PORT_CONSTANTS(T),
+ GPIO_PORT_CONSTANTS(U),
+ GPIO_PORT_CONSTANTS(V),
+ GPIO_PORT_CONSTANTS(W),
+ GPIO_PORT_CONSTANTS(X),
+ GPIO_PORT_CONSTANTS(Y),
+ GPIO_PORT_CONSTANTS(Z),
+ GPIO_PORT_CONSTANTS(AA),
+ GPIO_PORT_CONSTANTS(BB),
+ GPIO_PORT_CONSTANTS(CC),
+ GPIO_PORT_CONSTANTS(DD),
+ GPIO_PORT_CONSTANTS(EE),
+ GPIO_PORT_CONSTANTS(FF)
+};
+
+#endif /* __SOC_NVIDIA_TEGRA124_GPIO_H__ */
diff --git a/src/soc/nvidia/tegra124/include/soc/maincpu.h b/src/soc/nvidia/tegra124/include/soc/maincpu.h
new file mode 100644
index 0000000..1d5a907
--- /dev/null
+++ b/src/soc/nvidia/tegra124/include/soc/maincpu.h
@@ -0,0 +1,29 @@
+/*
+ * This file is part of the coreboot project.
+ *
+ * Copyright 2013 Google Inc.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
+ */
+
+#ifndef __SOC_NVIDIA_TEGRA124_MAINCPU_H__
+#define __SOC_NVIDIA_TEGRA124_MAINCPU_H__
+
+#include <stdint.h>
+
+extern u32 maincpu_stack_pointer;
+extern u32 maincpu_entry_point;
+void maincpu_setup(void);
+
+#endif /* __SOC_NVIDIA_TEGRA124_MAINCPU_H__ */
diff --git a/src/soc/nvidia/tegra124/include/soc/mc.h b/src/soc/nvidia/tegra124/include/soc/mc.h
new file mode 100644
index 0000000..567b32a
--- /dev/null
+++ b/src/soc/nvidia/tegra124/include/soc/mc.h
@@ -0,0 +1,131 @@
+/*
+ * Copyright (c) 2010 - 2013, NVIDIA CORPORATION. All rights reserved.
+ * Copyright (C) 2013 Google Inc.
+ *
+ * This program is free software; you can redistribute it and/or modify it
+ * under the terms and conditions of the GNU General Public License,
+ * version 2, as published by the Free Software Foundation.
+ *
+ * This program is distributed in the hope it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
+ * more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program. If not, see <http://www.gnu.org/licenses/>.
+ */
+
+#ifndef __SOC_NVIDIA_TEGRA124_MC_H__
+#define __SOC_NVIDIA_TEGRA124_MC_H__
+
+#include <stddef.h>
+#include <stdint.h>
+
+// Memory Controller registers we need/care about
+
+struct tegra_mc_regs {
+ uint32_t rsvd_0x0[4]; /* 0x00 */
+ uint32_t smmu_config; /* 0x10 */
+ uint32_t smmu_tlb_config; /* 0x14 */
+ uint32_t smmu_ptc_config; /* 0x18 */
+ uint32_t smmu_ptb_asid; /* 0x1c */
+ uint32_t smmu_ptb_data; /* 0x20 */
+ uint32_t rsvd_0x24[3]; /* 0x24 */
+ uint32_t smmu_tlb_flush; /* 0x30 */
+ uint32_t smmu_ptc_flush; /* 0x34 */
+ uint32_t rsvd_0x38[6]; /* 0x38 */
+ uint32_t emem_cfg; /* 0x50 */
+ uint32_t emem_adr_cfg; /* 0x54 */
+ uint32_t emem_adr_cfg_dev0; /* 0x58 */
+ uint32_t emem_adr_cfg_dev1; /* 0x5c */
+ uint32_t rsvd_0x60[1]; /* 0x60 */
+ uint32_t emem_adr_cfg_bank_mask_0; /* 0x64 */
+ uint32_t emem_adr_cfg_bank_mask_1; /* 0x68 */
+ uint32_t emem_adr_cfg_bank_mask_2; /* 0x6c */
+ uint32_t rsvd_0x70[8]; /* 0x70 */
+ uint32_t emem_arb_cfg; /* 0x90 */
+ uint32_t emem_arb_outstanding_req; /* 0x94 */
+ uint32_t emem_arb_timing_rcd; /* 0x98 */
+ uint32_t emem_arb_timing_rp; /* 0x9c */
+ uint32_t emem_arb_timing_rc; /* 0xa0 */
+ uint32_t emem_arb_timing_ras; /* 0xa4 */
+ uint32_t emem_arb_timing_faw; /* 0xa8 */
+ uint32_t emem_arb_timing_rrd; /* 0xac */
+ uint32_t emem_arb_timing_rap2pre; /* 0xb0 */
+ uint32_t emem_arb_timing_wap2pre; /* 0xb4 */
+ uint32_t emem_arb_timing_r2r; /* 0xb8 */
+ uint32_t emem_arb_timing_w2w; /* 0xbc */
+ uint32_t emem_arb_timing_r2w; /* 0xc0 */
+ uint32_t emem_arb_timing_w2r; /* 0xc4 */
+ uint32_t rsvd_0xc8[2]; /* 0xc8 */
+ uint32_t emem_arb_da_turns; /* 0xd0 */
+ uint32_t emem_arb_da_covers; /* 0xd4 */
+ uint32_t emem_arb_misc0; /* 0xd8 */
+ uint32_t emem_arb_misc1; /* 0xdc */
+ uint32_t emem_arb_ring1_throttle; /* 0xe0 */
+ uint32_t emem_arb_ring3_throttle; /* 0xe4 */
+ uint32_t emem_arb_override; /* 0xe8 */
+ uint32_t emem_arb_rsv; /* 0xec */
+ uint32_t rsvd_0xf0[1]; /* 0xf0 */
+ uint32_t clken_override; /* 0xf4 */
+ uint32_t timing_control_dbg; /* 0xf8 */
+ uint32_t timing_control; /* 0xfc */
+ uint32_t stat_control; /* 0x100 */
+ uint32_t rsvd_0x104[65]; /* 0x104 */
+ uint32_t emem_arb_isochronous_0; /* 0x208 */
+ uint32_t emem_arb_isochronous_1; /* 0x20c */
+ uint32_t emem_arb_isochronous_2; /* 0x210 */
+ uint32_t rsvd_0x214[38]; /* 0x214 */
+ uint32_t dis_extra_snap_levels; /* 0x2ac */
+ uint32_t rsvd_0x2b0[90]; /* 0x2b0 */
+ uint32_t video_protect_vpr_override; /* 0x418 */
+ uint32_t rsvd_0x41c[93]; /* 0x41c */
+ uint32_t video_protect_vpr_override1; /* 0x590 */
+ uint32_t rsvd_0x594[29]; /* 0x594 */
+ uint32_t display_snap_ring; /* 0x608 */
+ uint32_t rsvd_0x60c[15]; /* 0x60c */
+ uint32_t video_protect_bom; /* 0x648 */
+ uint32_t video_protect_size_mb; /* 0x64c */
+ uint32_t video_protect_reg_ctrl; /* 0x650 */
+ uint32_t rsvd_0x654[4]; /* 0x654 */
+ uint32_t emem_cfg_access_ctrl; /* 0x664 */
+ uint32_t rsvd_0x668[2]; /* 0x668 */
+ uint32_t sec_carveout_bom; /* 0x670 */
+ uint32_t sec_carveout_size_mb; /* 0x674 */
+ uint32_t sec_carveout_reg_ctrl; /* 0x678 */
+ uint32_t rsvd_0x67c[187]; /* 0x67c */
+ uint32_t emem_arb_override_1; /* 0x968 */
+ uint32_t rsvd_0x96c[3]; /* 0x96c */
+ uint32_t video_protect_bom_adr_hi; /* 0x978 */
+ uint32_t rsvd_0x97c[2]; /* 0x97c */
+ uint32_t video_protect_gpu_override_0; /* 0x984 */
+ uint32_t video_protect_gpu_override_1; /* 0x988 */
+ uint32_t rsvd_0x98c[5]; /* 0x98c */
+ uint32_t mts_carveout_bom; /* 0x9a0 */
+ uint32_t mts_carveout_size_mb; /* 0x9a4 */
+ uint32_t mts_carveout_adr_hi; /* 0x9a8 */
+ uint32_t mts_carveout_reg_ctrl; /* 0x9ac */
+ uint32_t rsvd_0x9b0[4]; /* 0x9b0 */
+ uint32_t emem_bank_swizzle_cfg0; /* 0x9c0 */
+ uint32_t emem_bank_swizzle_cfg1; /* 0x9c4 */
+ uint32_t emem_bank_swizzle_cfg2; /* 0x9c8 */
+ uint32_t emem_bank_swizzle_cfg3; /* 0x9cc */
+ uint32_t rsvd_0x9d0[1]; /* 0x9d0 */
+ uint32_t sec_carveout_adr_hi; /* 0x9d4 */
+};
+
+enum {
+ MC_EMEM_CFG_SIZE_MB_SHIFT = 0,
+ MC_EMEM_CFG_SIZE_MB_MASK = 0x3fff,
+
+ MC_EMEM_ARB_MISC0_MC_EMC_SAME_FREQ_SHIFT = 27,
+ MC_EMEM_ARB_MISC0_MC_EMC_SAME_FREQ_MASK = 1 << 27,
+
+ MC_EMEM_CFG_ACCESS_CTRL_WRITE_ACCESS_DISABLED = 1,
+
+ MC_TIMING_CONTROL_TIMING_UPDATE = 1,
+};
+
+check_member(tegra_mc_regs, sec_carveout_adr_hi, 0x9d4);
+
+#endif /* __SOC_NVIDIA_TEGRA124_MC_H__ */
diff --git a/src/soc/nvidia/tegra124/include/soc/memlayout.ld b/src/soc/nvidia/tegra124/include/soc/memlayout.ld
new file mode 100644
index 0000000..0d9e772
--- /dev/null
+++ b/src/soc/nvidia/tegra124/include/soc/memlayout.ld
@@ -0,0 +1,48 @@
+/*
+ * This file is part of the coreboot project.
+ *
+ * Copyright 2014 Google Inc.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
+ */
+
+#include <memlayout.h>
+#include <vendorcode/google/chromeos/memlayout.h>
+
+#include <arch/header.ld>
+
+/*
+ * Note: The BootROM uses the address range [0x4000_0000:0x4000_E000) itself,
+ * so the bootblock loading address must be placed after that. After the
+ * handoff that area may be reclaimed for other uses, e.g. CBFS cache.
+ */
+
+SECTIONS
+{
+ SRAM_START(0x40000000)
+ TTB(0x40000000, 16K + 32)
+ PRERAM_CBMEM_CONSOLE(0x40004020, 8K - 32)
+ PRERAM_CBFS_CACHE(0x40006000, 16K)
+ VBOOT2_WORK(0x4000A000, 16K)
+ STACK(0x4000E000, 8K)
+ BOOTBLOCK(0x40010000, 24K)
+ VERSTAGE(0x40016000, 72K)
+ ROMSTAGE(0x40028000, 96K)
+ SRAM_END(0x40040000)
+
+ DRAM_START(0x80000000)
+ POSTRAM_CBFS_CACHE(0x80100000, 1M)
+ RAMSTAGE(0x80200000, 128K)
+ DMA_COHERENT(0x90000000, 2M)
+}
diff --git a/src/soc/nvidia/tegra124/include/soc/pingroup.h b/src/soc/nvidia/tegra124/include/soc/pingroup.h
new file mode 100644
index 0000000..ed9557b
--- /dev/null
+++ b/src/soc/nvidia/tegra124/include/soc/pingroup.h
@@ -0,0 +1,67 @@
+/*
+ * This file is part of the coreboot project.
+ *
+ * Copyright 2013 Google Inc.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
+ */
+
+#ifndef __SOC_NVIDIA_TEGRA124_PINGROUP_H__
+#define __SOC_NVIDIA_TEGRA124_PINGROUP_H__
+
+#include <soc/nvidia/tegra/pingroup.h>
+#include <stdint.h>
+
+enum {
+ PINGROUP_AO1_INDEX = 0, /* offset 0x868 */
+ PINGROUP_AO2_INDEX = 1,
+ PINGROUP_AT1_INDEX = 2,
+ PINGROUP_AT2_INDEX = 3,
+ PINGROUP_AT3_INDEX = 4,
+ PINGROUP_AT4_INDEX = 5,
+ PINGROUP_AT5_INDEX = 6,
+ PINGROUP_CDEV1_INDEX = 7,
+ PINGROUP_CDEV2_INDEX = 8,
+ PINGROUP_DAP1_INDEX = 10, /* offset 0x890 */
+ PINGROUP_DAP2_INDEX = 11,
+ PINGROUP_DAP3_INDEX = 12,
+ PINGROUP_DAP4_INDEX = 13,
+ PINGROUP_DBG_INDEX = 14,
+ PINGROUP_SDIO3_INDEX = 18, /* offset 0x8B0 */
+ PINGROUP_SPI_INDEX = 19,
+ PINGROUP_UAA_INDEX = 20,
+ PINGROUP_UAB_INDEX = 21,
+ PINGROUP_UART2_INDEX = 22,
+ PINGROUP_UART3_INDEX = 23,
+ PINGROUP_SDIO1_INDEX = 33, /* offset 0x8EC */
+ PINGROUP_DDC_INDEX = 37, /* offset 0x8FC */
+ PINGROUP_GMA_INDEX = 38,
+ PINGROUP_GME_INDEX = 42, /* offset 0x910 */
+ PINGROUP_GMF_INDEX = 43,
+ PINGROUP_GMG_INDEX = 44,
+ PINGROUP_GMH_INDEX = 45,
+ PINGROUP_OWR_INDEX = 46,
+ PINGROUP_UAD_INDEX = 47,
+ PINGROUP_DEV3_INDEX = 49, /* offset 0x92c */
+ PINGROUP_CEC_INDEX = 52, /* offset 0x938 */
+ PINGROUP_AT6_INDEX = 75, /* offset 0x994 */
+ PINGROUP_DAP5_INDEX = 76,
+ PINGROUP_VBUS_INDEX = 77,
+ PINGROUP_AO3_INDEX = 78,
+ PINGROUP_HVC_INDEX = 79,
+ PINGROUP_SDIO4_INDEX = 80,
+ PINGROUP_AO0_INDEX = 81,
+};
+
+#endif /* __SOC_NVIDIA_TEGRA124_PINGROUP_H__ */
diff --git a/src/soc/nvidia/tegra124/include/soc/pinmux.h b/src/soc/nvidia/tegra124/include/soc/pinmux.h
new file mode 100644
index 0000000..c79732b
--- /dev/null
+++ b/src/soc/nvidia/tegra124/include/soc/pinmux.h
@@ -0,0 +1,260 @@
+/*
+ * This file is part of the coreboot project.
+ *
+ * Copyright 2013 Google Inc.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
+ */
+
+#ifndef __SOC_NVIDIA_TEGRA124_PINMUX_H__
+#define __SOC_NVIDIA_TEGRA124_PINMUX_H__
+
+#include <soc/nvidia/tegra/pinmux.h>
+#include <stdint.h>
+
+#define PINMUX_CONSTANTS(index, name, gpio, func0, func1, func2, func3) \
+ PINMUX_##name##_INDEX = index, \
+ PINMUX_##name##_FUNC_##func0 = 0, \
+ PINMUX_##name##_FUNC_##func1 = 1, \
+ PINMUX_##name##_FUNC_##func2 = 2, \
+ PINMUX_##name##_FUNC_##func3 = 3, \
+ PINMUX_GPIO_##gpio = PINMUX_##name##_INDEX
+
+enum {
+ PINMUX_CONSTANTS(0, ULPI_DATA0, O1, SPI3, HSI, UA3, ULPI),
+ PINMUX_CONSTANTS(1, ULPI_DATA1, O2, SPI3, HSI, UA3, ULPI),
+ PINMUX_CONSTANTS(2, ULPI_DATA2, O3, SPI3, HSI, UA3, ULPI),
+ PINMUX_CONSTANTS(3, ULPI_DATA3, O4, SPI3, HSI, UA3, ULPI),
+ PINMUX_CONSTANTS(4, ULPI_DATA4, O5, SPI2, HSI, UA3, ULPI),
+ PINMUX_CONSTANTS(5, ULPI_DATA5, O6, SPI2, HSI, UA3, ULPI),
+ PINMUX_CONSTANTS(6, ULPI_DATA6, O7, SPI2, HSI, UA3, ULPI),
+ PINMUX_CONSTANTS(7, ULPI_DATA7, O0, SPI2, HSI, UA3, ULPI),
+ PINMUX_CONSTANTS(8, ULPI_CLK, Y0, SPI1, SPI5, UD3, ULPI),
+ PINMUX_CONSTANTS(9, ULPI_DIR, Y1, SPI1, SPI5, UD3, ULPI),
+ PINMUX_CONSTANTS(10, ULPI_NXT, Y2, SPI1, SPI5, UD3, ULPI),
+ PINMUX_CONSTANTS(11, ULPI_STP, Y3, SPI1, SPI5, UD3, ULPI),
+ PINMUX_CONSTANTS(12, DAP3_FS, P0, I2S2, SPI5, DCA, DCB),
+ PINMUX_CONSTANTS(13, DAP3_DIN, P1, I2S2, SPI5, DCA, DCB),
+ PINMUX_CONSTANTS(14, DAP3_DOUT, P2, I2S2, SPI5, DCA, RES3),
+ PINMUX_CONSTANTS(15, DAP3_SCLK, P3, I2S2, SPI5, RES2, DCB),
+ PINMUX_CONSTANTS(16, GPIO_PV0, V0, RES0, RES1, RES2, RES3),
+ PINMUX_CONSTANTS(17, GPIO_PV1, V1, RES0, RES1, RES2, RES3),
+ PINMUX_CONSTANTS(18, SDMMC1_CLK, Z0, SDMMC1, CLK12M, RES2, RES3),
+ PINMUX_CONSTANTS(19, SDMMC1_CMD, Z1, SDMMC1, SPDIF, SPI4, UA3),
+ PINMUX_CONSTANTS(20, SDMMC1_DAT3, Y4, SDMMC1, SPDIF, SPI4, UA3),
+ PINMUX_CONSTANTS(21, SDMMC1_DAT2, Y5, SDMMC1, PWM0, SPI4, UA3),
+ PINMUX_CONSTANTS(22, SDMMC1_DAT1, Y6, SDMMC1, PWM1, SPI4, UA3),
+ PINMUX_CONSTANTS(23, SDMMC1_DAT0, Y7, SDMMC1, RES1, SPI4, UA3),
+ PINMUX_CONSTANTS(26, CLK2_OUT, W5, EXTPERIPH2, RES1, RES2, RES3),
+ PINMUX_CONSTANTS(27, CLK2_REQ, CC5, DAP, RES1, RES2, RES3),
+ PINMUX_CONSTANTS(68, HDMI_INT, N7, RES0, RES1, RES2, RES3),
+ PINMUX_CONSTANTS(69, DDC_SCL, V4, I2C4, RES1, RES2, RES3),
+ PINMUX_CONSTANTS(70, DDC_SDA, V5, I2C4, RES1, RES2, RES3),
+ PINMUX_CONSTANTS(89, UART2_RXD, C3, IR3, SPDIF, UA3, SPI4),
+ PINMUX_CONSTANTS(90, UART2_TXD, C2, IR3, SPDIF, UA3, SPI4),
+ PINMUX_CONSTANTS(91, UART2_RTS_N, J6, UA3, UB3, NOR, SPI4),
+ PINMUX_CONSTANTS(92, UART2_CTS_N, J5, UA3, UB3, NOR, SPI4),
+ PINMUX_CONSTANTS(93, UART3_TXD, W6, UC3, RES1, NOR, SPI4),
+ PINMUX_CONSTANTS(94, UART3_RXD, W7, UC3, RES1, NOR, SPI4),
+ PINMUX_CONSTANTS(95, UART3_CTS_N, A1, UC3, SDMMC1, DTV, NOR),
+ PINMUX_CONSTANTS(96, UART3_RTS_N, C0, UC3, PWM0, DTV, NOR),
+ PINMUX_CONSTANTS(97, GPIO_PU0, U0, OWR, UA3, NOR, RES3),
+ PINMUX_CONSTANTS(98, GPIO_PU1, U1, RES0, UA3, NOR, RES3),
+ PINMUX_CONSTANTS(99, GPIO_PU2, U2, RES0, UA3, NOR, RES3),
+ PINMUX_CONSTANTS(100, GPIO_PU3, U3, PWM0, UA3, NOR, DCB),
+ PINMUX_CONSTANTS(101, GPIO_PU4, U4, PWM1, UA3, NOR, DCB),
+ PINMUX_CONSTANTS(102, GPIO_PU5, U5, PWM2, UA3, NOR, DCB),
+ PINMUX_CONSTANTS(103, GPIO_PU6, U6, PWM3, UA3, RES2, NOR),
+ PINMUX_CONSTANTS(104, GEN1_I2C_SDA, C5, I2C1, RES1, RES2, RES3),
+ PINMUX_CONSTANTS(105, GEN1_I2C_SCL, C4, I2C1, RES1, RES2, RES3),
+ PINMUX_CONSTANTS(106, DAP4_FS, P4, I2S3, NOR, DTV, RES3),
+ PINMUX_CONSTANTS(107, DAP4_DIN, P5, I2S3, NOR, RES2, RES3),
+ PINMUX_CONSTANTS(108, DAP4_DOUT, P6, I2S3, NOR, DTV, RES3),
+ PINMUX_CONSTANTS(109, DAP4_SCLK, P7, I2S3, NOR, RES2, RES3),
+ PINMUX_CONSTANTS(110, CLK3_OUT, EE0, EXTPERIPH3, RES1, RES2, RES3),
+ PINMUX_CONSTANTS(111, CLK3_REQ, EE1, DEV3, RES1, RES2, RES3),
+ PINMUX_CONSTANTS(112, GPIO_PC7, C7, RES0, RES1, NOR_WP_N, NOR_INT1),
+ PINMUX_CONSTANTS(113, GPIO_PI5, I5, SDMMC2, RES1, NOR, RES3),
+ PINMUX_CONSTANTS(114, GPIO_PI7, I7, RES0, TRACE, NOR, DTV),
+ PINMUX_CONSTANTS(115, GPIO_PK0, K0, RES0, SDMMC3, NOR, SOC_THERM),
+ PINMUX_CONSTANTS(116, GPIO_PK1, K1, SDMMC2, TRACE, NOR, RES3),
+ PINMUX_CONSTANTS(117, GPIO_PJ0, J0, RES0, RES1, NOR, USB),
+ PINMUX_CONSTANTS(118, GPIO_PJ2, J2, RES0, RES1, NOR, SOC_THERM),
+ PINMUX_CONSTANTS(119, GPIO_PK3, K3, SDMMC2, TRACE, NOR, CCLA),
+ PINMUX_CONSTANTS(120, GPIO_PK4, K4, SDMMC2, RES1, NOR_AD22, NOR_INT1),
+ PINMUX_CONSTANTS(121, GPIO_PK2, K2, RES0, RES1, NOR, RES3),
+ PINMUX_CONSTANTS(122, GPIO_PI3, I3, RES0, RES1, NOR, SPI4),
+ PINMUX_CONSTANTS(123, GPIO_PI6, I6, RES0, RES1, NOR, SDMMC2),
+ PINMUX_CONSTANTS(124, GPIO_PG0, G0, RES0, RES1, NOR, RES3),
+ PINMUX_CONSTANTS(125, GPIO_PG1, G1, RES0, RES1, NOR, RES3),
+ PINMUX_CONSTANTS(126, GPIO_PG2, G2, RES0, TRACE, NOR, RES3),
+ PINMUX_CONSTANTS(127, GPIO_PG3, G3, RES0, TRACE, NOR, RES3),
+ PINMUX_CONSTANTS(128, GPIO_PG4, G4, RES0, TMDS, NOR, SPI4),
+ PINMUX_CONSTANTS(129, GPIO_PG5, G5, RES0, RES1, NOR, SPI4),
+ PINMUX_CONSTANTS(130, GPIO_PG6, G6, RES0, RES1, NOR, SPI4),
+ PINMUX_CONSTANTS(131, GPIO_PG7, G7, RES0, RES1, NOR, SPI4),
+ PINMUX_CONSTANTS(132, GPIO_PH0, H0, PWM0, TRACE, NOR, DTV),
+ PINMUX_CONSTANTS(133, GPIO_PH1, H1, PWM1, TMDS, NOR, DCA),
+ PINMUX_CONSTANTS(134, GPIO_PH2, H2, PWM2, TDMS, NOR, CLDVFS),
+ PINMUX_CONSTANTS(135, GPIO_PH3, H3, PWM3, SPI4, NOR, CLDVFS),
+ PINMUX_CONSTANTS(136, GPIO_PH4, H4, SDMMC2, RES1, NOR, RES3),
+ PINMUX_CONSTANTS(137, GPIO_PH5, H5, SDMMC2, RES1, NOR, RES3),
+ PINMUX_CONSTANTS(138, GPIO_PH6, H6, SDMMC2, TRACE, NOR, DTV),
+ PINMUX_CONSTANTS(139, GPIO_PH7, H7, SDMMC2, TRACE, NOR, DTV),
+ PINMUX_CONSTANTS(140, GPIO_PJ7, J7, UD3, RES1, NOR_AD16, NOR_INT2),
+ PINMUX_CONSTANTS(141, GPIO_PB0, B0, UD3, RES1, NOR, RES3),
+ PINMUX_CONSTANTS(142, GPIO_PB1, B1, UD3, RES1, NOR, RES3),
+ PINMUX_CONSTANTS(143, GPIO_PK7, K7, UD3, RES1, NOR, RES3),
+ PINMUX_CONSTANTS(144, GPIO_PI0, I0, RES0, RES1, NOR, RES3),
+ PINMUX_CONSTANTS(145, GPIO_PI1, I1, RES0, RES1, NOR, RES3),
+ PINMUX_CONSTANTS(146, GPIO_PI2, I2, SDMMC2, TRACE, NOR, RES3),
+ PINMUX_CONSTANTS(147, GPIO_PI4, I4, SPI4, TRACE, NOR, DCA),
+ PINMUX_CONSTANTS(148, GEN2_I2C_SCL, T5, I2C2, RES1, NOR, RES3),
+ PINMUX_CONSTANTS(149, GEN2_I2C_SDA, T6, I2C2, RES1, NOR, RES3),
+ PINMUX_CONSTANTS(150, SDMMC4_CLK, CC4, SDMMC4, RES1, NOR, RES3),
+ PINMUX_CONSTANTS(151, SDMMC4_CMD, T7, SDMMC4, RES1, NOR, RES3),
+ PINMUX_CONSTANTS(152, SDMMC4_DAT0, AA0, SDMMC4, SPI3, NOR, RES3),
+ PINMUX_CONSTANTS(153, SDMMC4_DAT1, AA1, SDMMC4, SPI3, NOR, RES3),
+ PINMUX_CONSTANTS(154, SDMMC4_DAT2, AA2, SDMMC4, SPI3, NOR, RES3),
+ PINMUX_CONSTANTS(155, SDMMC4_DAT3, AA3, SDMMC4, SPI3, NOR, RES3),
+ PINMUX_CONSTANTS(156, SDMMC4_DAT4, AA4, SDMMC4, SPI3, NOR, RES3),
+ PINMUX_CONSTANTS(157, SDMMC4_DAT5, AA5, SDMMC4, SPI3, RES2, RES3),
+ PINMUX_CONSTANTS(158, SDMMC4_DAT6, AA6, SDMMC4, SPI3, NOR, RES3),
+ PINMUX_CONSTANTS(159, SDMMC4_DAT7, AA7, SDMMC4, RES1, NOR, RES3),
+ PINMUX_CONSTANTS(161, CAM_MCLK, CC0, VIMCLK_PRI, VIMCLK_ALT1,
+ VIMCLK_ALT3, SDMMC2),
+ PINMUX_CONSTANTS(162, GPIO_PCC1, CC1, I2S4, RES1, RES2, SDMMC2),
+ PINMUX_CONSTANTS(163, GPIO_PBB0, BB0, VGP6, VIMCLK2_PRI, SDMMC2,
+ VIMCLK2_ALT3),
+ PINMUX_CONSTANTS(164, CAM_I2C_SCL, BB1, VGP1, I2C3, RES2, SDMMC2),
+ PINMUX_CONSTANTS(165, CAM_I2C_SDA, BB2, VGP2, I2C3, RES2, SDMMC2),
+ PINMUX_CONSTANTS(166, GPIO_PBB3, BB3, VGP3, DCA, DCB, SDMMC2),
+ PINMUX_CONSTANTS(167, GPIO_PBB4, BB4, VGP4, DCA, DCB, SDMMC2),
+ PINMUX_CONSTANTS(168, GPIO_PBB5, BB5, VGP5, DCA, RES2, SDMMC2),
+ PINMUX_CONSTANTS(169, GPIO_PBB6, BB6, I2S4, RES1, DCB, SDMMC2),
+ PINMUX_CONSTANTS(170, GPIO_PBB7, BB7, I2S4, RES1, RES2, SDMMC2),
+ PINMUX_CONSTANTS(171, GPIO_PCC2, CC2, I2S4, RES1, SDMMC3, SDMMC2),
+ PINMUX_CONSTANTS(172, JTAG_RTCK, NONE172, RTCK, RES1, RES2, RES3),
+ PINMUX_CONSTANTS(173, PWR_I2C_SCL, Z6, I2CPMU, RES1, RES2, RES3),
+ PINMUX_CONSTANTS(174, PWR_I2C_SDA, Z7, I2CPMU, RES1, RES2, RES3),
+ PINMUX_CONSTANTS(175, KB_ROW0, R0, RES0, RES1, RES2, RES3),
+ PINMUX_CONSTANTS(176, KB_ROW1, R1, RES0, RES1, RES2, RES3),
+ PINMUX_CONSTANTS(177, KB_ROW2, R2, RES0, RES1, RES2, RES3),
+ PINMUX_CONSTANTS(178, KB_ROW3, R3, RES0, DCA, SYS_CLK, DCB),
+ PINMUX_CONSTANTS(179, KB_ROW4, R4, RES0, DCA, RES2, DCB),
+ PINMUX_CONSTANTS(180, KB_ROW5, R5, RES0, DCA, RES2, DCB),
+ PINMUX_CONSTANTS(181, KB_ROW6, R6, RES0, DCA_LSC0, DCA_LSPII, DCB),
+ PINMUX_CONSTANTS(182, KB_ROW7, R7, RES0, RES1, CLDVFS, UA3),
+ PINMUX_CONSTANTS(183, KB_ROW8, S0, RES0, RES1, CLDVFS, UA3),
+ PINMUX_CONSTANTS(184, KB_ROW9, S1, RES0, RES1, RES2, UA3),
+ PINMUX_CONSTANTS(185, KB_ROW10, S2, RES0, RES1, RES2, UA3),
+ PINMUX_CONSTANTS(186, KB_ROW11, S3, RES0, RES1, RES2, IR3),
+ PINMUX_CONSTANTS(187, KB_ROW12, S4, RES0, RES1, RES2, IR3),
+ PINMUX_CONSTANTS(188, KB_ROW13, S5, RES0, RES1, SPI2, RES3),
+ PINMUX_CONSTANTS(189, KB_ROW14, S6, RES0, RES1, SPI2, RES3),
+ PINMUX_CONSTANTS(190, KB_ROW15, S7, RES0, SOC_THERM, RES2, RES3),
+ PINMUX_CONSTANTS(191, KB_COL0, Q0, RES0, RES1, SPI2, RES3),
+ PINMUX_CONSTANTS(192, KB_COL1, Q1, RES0, RES1, SPI2, RES3),
+ PINMUX_CONSTANTS(193, KB_COL2, Q2, RES0, RES1, SPI2, RES3),
+ PINMUX_CONSTANTS(194, KB_COL3, Q3, RES0, DCA, PWM2, UA3),
+ PINMUX_CONSTANTS(195, KB_COL4, Q4, RES0, OWR, SDMMC3, UA3),
+ PINMUX_CONSTANTS(196, KB_COL5, Q5, RES0, RES1, SDMMC3, RES3),
+ PINMUX_CONSTANTS(197, KB_COL6, Q6, RES0, RES1, SPI2, UD3),
+ PINMUX_CONSTANTS(198, KB_COL7, Q7, RES0, RES1, SPI2, UD3),
+ PINMUX_CONSTANTS(199, CLK_32K_OUT, A0, BLINK, SOC_THERM, RES2, RES3),
+ PINMUX_CONSTANTS(201, CORE_PWR_REQ, NONE201, PWRON, RES1, RES2, RES3),
+ PINMUX_CONSTANTS(202, CPU_PWR_REQ, NONE202, CPU, RES1, RES2, RES3),
+ PINMUX_CONSTANTS(203, PWR_INT_N, NONE203, PMICINTR, RES1, RES2, RES3),
+ PINMUX_CONSTANTS(204, CLK_32K_IN, NONE204, CLK_32K_IN, RES1, RES2,
+ RES3),
+ PINMUX_CONSTANTS(205, OWR, NONE205, OWR, RES1, RES2, RES3),
+ PINMUX_CONSTANTS(206, DAP1_FS, N0, I2S0, DAP1, NOR, RES3),
+ PINMUX_CONSTANTS(207, DAP1_DIN, N1, I2S0, DAP1, NOR, RES3),
+ PINMUX_CONSTANTS(208, DAP1_DOUT, N2, I2S0, DAP1, NOR, SATA),
+ PINMUX_CONSTANTS(209, DAP1_SCLK, N3, I2S0, DAP1, NOR, RES3),
+ PINMUX_CONSTANTS(210, DAP_MCLK1_REQ, EE2, DAP, DAP1, SATA, RES3),
+ PINMUX_CONSTANTS(211, DAP_MCLK1, W4, EXTPERIPH1, DAP2, RES2, RES3),
+ PINMUX_CONSTANTS(212, SPDIF_IN, K6, SPDIF, RES1, RES2, I2C3),
+ PINMUX_CONSTANTS(213, SPDIF_OUT, K5, SPDIF, RES1, RES2, I2C3),
+ PINMUX_CONSTANTS(214, DAP2_FS, A2, I2S1, DAP2, NOR, RES3),
+ PINMUX_CONSTANTS(215, DAP2_DIN, A4, I2S1, DAP2, NOR, RES3),
+ PINMUX_CONSTANTS(216, DAP2_DOUT, A5, I2S1, DAP2, NOR, RES3),
+ PINMUX_CONSTANTS(217, DAP2_SCLK, A3, I2S1, SAP2, NOR, RES3),
+ PINMUX_CONSTANTS(218, DVFS_PWM, X0, SPI6, CLDVFS, NOR, RES3),
+ PINMUX_CONSTANTS(219, GPIO_X1_AUD, X1, SPI6, RES1, NOR, RES3),
+ PINMUX_CONSTANTS(220, GPIO_X3_AUD, X3, SPI6, SPI1, NOR, RES3),
+ PINMUX_CONSTANTS(221, DVFS_CLK, X2, SPI6, CLDVFS_CLK, NOR, RES3),
+ PINMUX_CONSTANTS(222, GPIO_X4_AUD, X4, NOR, SPI1, SPI2, DAP2),
+ PINMUX_CONSTANTS(223, GPIO_X5_AUD, X5, NOR, SPI1, SPI2, RES3),
+ PINMUX_CONSTANTS(224, GPIO_X6_AUD, X6, SPI6, SPI1, SPI2, NOR),
+ PINMUX_CONSTANTS(225, GPIO_X7_AUD, X7, RES0, SPI1, SPI2, RES3),
+ PINMUX_CONSTANTS(228, SDMMC3_CLK, A6, SDMMC3, RES1, RES2, SPI3),
+ PINMUX_CONSTANTS(229, SDMMC3_CMD, A7, SDMMC3, PWM3, UA3, SPI3),
+ PINMUX_CONSTANTS(230, SDMMC3_DAT0, B7, SDMMC3, RES1, RES2, SPI3),
+ PINMUX_CONSTANTS(231, SDMMC3_DAT1, B6, SDMMC3, PWM2, UA3, SPI3),
+ PINMUX_CONSTANTS(232, SDMMC3_DAT2, B5, SDMMC3, PWM1, DCA, SPI3),
+ PINMUX_CONSTANTS(233, SDMMC3_DAT3, B4, SDMMC3, PWM0, DCB, SPI3),
+ PINMUX_CONSTANTS(239, PEX_L0_RST_N, DD1, PE0, RES1, RES2, RES3),
+ PINMUX_CONSTANTS(240, PEX_L0_CLKREQ_N, DD2, PE0, RES1, RES2, RES3),
+ PINMUX_CONSTANTS(241, PEX_WAKE_N, DD3, PE, RES1, RES2, RES3),
+ PINMUX_CONSTANTS(243, PEX_L1_RST_N, DD5, PE1, RES1, RES2, RES3),
+ PINMUX_CONSTANTS(244, PEX_L1_CLKREQ_N, DD6, PE1, RES1, RES2, RES3),
+ PINMUX_CONSTANTS(248, HDMI_CEC, EE3, CEC, RES1, RES2, RES3),
+ PINMUX_CONSTANTS(249, SDMMC1_WP_N, V3, SDMMC1, CLK12M, SPI4, UA3),
+ PINMUX_CONSTANTS(250, SDMMC3_CD_N, V2, SDMMC3, OWR, RES2, RES3),
+ PINMUX_CONSTANTS(251, GPIO_W2_AUD, W2, SPI6, RES1, SPI2, I2C1),
+ PINMUX_CONSTANTS(252, GPIO_W3_AUD, W3, SPI6, SPI1, SPI2, I2C1),
+ PINMUX_CONSTANTS(253, USB_VBUS_EN0, N4, USB, RES1, RES2, RES3),
+ PINMUX_CONSTANTS(254, USB_VBUS_EN1, N5, USB, RES1, RES2, RES3),
+ PINMUX_CONSTANTS(255, SDMMC3_CLK_LB_IN, EE5, SDMMC3, RES1, RES2, RES3),
+ PINMUX_CONSTANTS(256, SDMMC3_CLK_LB_OUT, EE4, SDMMC3, RES1, RES2, RES3),
+ PINMUX_CONSTANTS(258, RESET_OUT_N, NONE258, RES0, RES1, RES2, RESET),
+ PINMUX_CONSTANTS(259, KB_ROW16, T0, RES0, RES1, RES2, UC3),
+ PINMUX_CONSTANTS(260, KB_ROW17, T1, RES0, RES1, RES2, UC3),
+ PINMUX_CONSTANTS(261, USB_VBUS_EN2, FF1, USB, RES1, RES2, RES3),
+ PINMUX_CONSTANTS(262, GPIO_PFF2, FF2, SATA, RES1, RES2, RES3),
+ PINMUX_CONSTANTS(268, DP_HPD, FF0, DP, RES1, RES2, RES3),
+
+ // Where do these go?
+ /*
+ PINMUX_JTAG_TRST_N_JTAG_TRST_N = 0,
+
+ PINMUX_JTAG_TDO_JTAG_TDO = 0,
+
+ PINMUX_JTAG_TMS_JTAG_TMS = 0,
+
+ PINMUX_JTAG_TCK_JTAG_TCK = 0,
+ // What do functions 1 and 2 do?
+
+ PINMUX_JTAG_TDI_JTAG_TDI = 0,
+ PINMUX_JTAG_TDI_PWR_BREAK = 1,
+
+ PINMUX_TEST_MODE_EN_TEST_MODE_EN = 0,
+ PINMUX_TEST_MODE_EN_VIMCLK_PRI = 1,
+ PINMUX_TEST_MODE_EN_VIMCLK_ALT1 = 2,
+ PINMUX_TEST_MODE_EN_VIMCLK_ALT3 = 3,
+
+ PINMUX_DP_AUX_CH0_P_I2C_CLK = 0,
+ PINMUX_DP_AUX_CH0_P_SDMMC3_DAT3 = 1,
+ PINMUX_DP_AUX_CH0_P_PM3_PWM0 = 2,
+ PINMUX_DP_AUX_CH0_P_DCB_LPM0 = 3,
+
+ PINMUX_DP_AUX_CH0_N_I2C6_DAT = 0,
+ PINMUX_DP_AUX_CH0_N_SDMMC3_DAT2 = 1,
+ PINMUX_DP_AUX_CH0_N_PM3_PWM1 = 2,
+ PINMUX_DP_AUX_CH0_N_DCA_LPM0 = 3,
+ */
+};
+
+#endif /* __SOC_NVIDIA_TEGRA124_PINMUX_H__ */
diff --git a/src/soc/nvidia/tegra124/include/soc/pmc.h b/src/soc/nvidia/tegra124/include/soc/pmc.h
new file mode 100644
index 0000000..2dfdaad
--- /dev/null
+++ b/src/soc/nvidia/tegra124/include/soc/pmc.h
@@ -0,0 +1,389 @@
+/*
+ * Copyright (c) 2010 - 2013, NVIDIA CORPORATION. All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify it
+ * under the terms and conditions of the GNU General Public License,
+ * version 2, as published by the Free Software Foundation.
+ *
+ * This program is distributed in the hope it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
+ * more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program. If not, see <http://www.gnu.org/licenses/>.
+ */
+
+#ifndef _TEGRA124_PMC_H_
+#define _TEGRA124_PMC_H_
+
+#include <stdint.h>
+
+enum {
+ POWER_PARTID_CRAIL = 0,
+ POWER_PARTID_TD = 1,
+ POWER_PARTID_VE = 2,
+ POWER_PARTID_VDE = 4,
+ POWER_PARTID_L2C = 5,
+ POWER_PARTID_MPE = 6,
+ POWER_PARTID_HEG = 7,
+ POWER_PARTID_CE1 = 9,
+ POWER_PARTID_CE2 = 10,
+ POWER_PARTID_CE3 = 11,
+ POWER_PARTID_CELP = 12,
+ POWER_PARTID_CE0 = 14,
+ POWER_PARTID_C0NC = 15,
+ POWER_PARTID_C1NC = 16,
+ POWER_PARTID_DIS = 18,
+ POWER_PARTID_DISB = 19,
+ POWER_PARTID_XUSBA = 20,
+ POWER_PARTID_XUSBB = 21,
+ POWER_PARTID_XUSBC = 22
+};
+
+struct tegra_pmc_regs {
+ u32 cntrl;
+ u32 sec_disable;
+ u32 pmc_swrst;
+ u32 wake_mask;
+ u32 wake_lvl;
+ u32 wake_status;
+ u32 sw_wake_status;
+ u32 dpd_pads_oride;
+ u32 dpd_sample;
+ u32 dpd_enable;
+ u32 pwrgate_timer_off;
+ u32 clamp_status;
+ u32 pwrgate_toggle;
+ u32 remove_clamping_cmd;
+ u32 pwrgate_status;
+ u32 pwrgood_timer;
+ u32 blink_timer;
+ u32 no_iopower;
+ u32 pwr_det;
+ u32 pwr_det_latch;
+ u32 scratch0;
+ u32 scratch1;
+ u32 scratch2;
+ u32 scratch3;
+ u32 scratch4;
+ u32 scratch5;
+ u32 scratch6;
+ u32 scratch7;
+ u32 scratch8;
+ u32 scratch9;
+ u32 scratch10;
+ u32 scratch11;
+ u32 scratch12;
+ u32 scratch13;
+ u32 scratch14;
+ u32 scratch15;
+ u32 scratch16;
+ u32 scratch17;
+ u32 scratch18;
+ u32 scratch19;
+ u32 odmdata;
+ u32 scratch21;
+ u32 scratch22;
+ u32 scratch23;
+ u32 secure_scratch0;
+ u32 secure_scratch1;
+ u32 secure_scratch2;
+ u32 secure_scratch3;
+ u32 secure_scratch4;
+ u32 secure_scratch5;
+ u32 cpupwrgood_timer;
+ u32 cpupwroff_timer;
+ u32 pg_mask;
+ u32 pg_mask_1;
+ u32 auto_wake_lvl;
+ u32 auto_wake_lvl_mask;
+ u32 wake_delay;
+ u32 pwr_det_val;
+ u32 ddr_pwr;
+ u32 usb_debounce_del;
+ u32 usb_a0;
+ u32 crypto_op;
+ u32 pllp_wb0_override;
+ u32 scratch24;
+ u32 scratch25;
+ u32 scratch26;
+ u32 scratch27;
+ u32 scratch28;
+ u32 scratch29;
+ u32 scratch30;
+ u32 scratch31;
+ u32 scratch32;
+ u32 scratch33;
+ u32 scratch34;
+ u32 scratch35;
+ u32 scratch36;
+ u32 scratch37;
+ u32 scratch38;
+ u32 scratch39;
+ u32 scratch40;
+ u32 scratch41;
+ u32 scratch42;
+ u32 bondout_mirror[3];
+ u32 sys_33v_en;
+ u32 bondout_mirror_access;
+ u32 gate;
+ u32 wake2_mask;
+ u32 wake2_lvl;
+ u32 wake2_status;
+ u32 sw_wake2_status;
+ u32 auto_wake2_lvl_mask;
+ u32 pg_mask_2;
+ u32 pg_mask_ce1;
+ u32 pg_mask_ce2;
+ u32 pg_mask_ce3;
+ u32 pwrgate_timer_ce[7];
+ u32 pcx_edpd_cntrl;
+ u32 osc_edpd_over;
+ u32 clk_out_cntrl;
+ u32 sata_pwrgt;
+ u32 sensor_ctrl;
+ u32 rst_status;
+ u32 io_dpd_req;
+ u32 io_dpd_status;
+ u32 io_dpd2_req;
+ u32 io_dpd2_status;
+ u32 sel_dpd_tim;
+ u32 vddp_sel;
+ u32 ddr_cfg;
+ u32 e_no_vttgen;
+ u8 _rsv0[4];
+ u32 pllm_wb0_override_freq;
+ u32 test_pwrgate;
+ u32 pwrgate_timer_mult;
+ u32 dis_sel_dpd;
+ u32 utmip_uhsic_triggers;
+ u32 utmip_uhsic_saved_state;
+ u32 utmip_pad_cfg;
+ u32 utmip_term_pad_cfg;
+ u32 utmip_uhsic_sleep_cfg;
+ u32 utmip_uhsic_sleepwalk_cfg;
+ u32 utmip_sleepwalk_p[3];
+ u32 uhsic_sleepwalk_p0;
+ u32 utmip_uhsic_status;
+ u32 utmip_uhsic_fake;
+ u32 bondout_mirror3[5 - 3];
+ u32 secure_scratch6;
+ u32 secure_scratch7;
+ u32 scratch43;
+ u32 scratch44;
+ u32 scratch45;
+ u32 scratch46;
+ u32 scratch47;
+ u32 scratch48;
+ u32 scratch49;
+ u32 scratch50;
+ u32 scratch51;
+ u32 scratch52;
+ u32 scratch53;
+ u32 scratch54;
+ u32 scratch55;
+ u32 scratch0_eco;
+ u32 por_dpd_ctrl;
+ u32 scratch2_eco;
+ u32 utmip_uhsic_line_wakeup;
+ u32 utmip_bias_master_cntrl;
+ u32 utmip_master_config;
+ u32 td_pwrgate_inter_part_timer;
+ u32 utmip_uhsic2_triggers;
+ u32 utmip_uhsic2_saved_state;
+ u32 utmip_uhsic2_sleep_cfg;
+ u32 utmip_uhsic2_sleepwalk_cfg;
+ u32 uhsic2_sleepwalk_p1;
+ u32 utmip_uhsic2_status;
+ u32 utmip_uhsic2_fake;
+ u32 utmip_uhsic2_line_wakeup;
+ u32 utmip_master2_config;
+ u32 utmip_uhsic_rpd_cfg;
+ u32 pg_mask_ce0;
+ u32 pg_mask3[5 - 3];
+ u32 pllm_wb0_override2;
+ u32 tsc_mult;
+ u32 cpu_vsense_override;
+ u32 glb_amap_cfg;
+ u32 sticky_bits;
+ u32 sec_disable2;
+ u32 weak_bias;
+ u32 reg_short;
+ u32 pg_mask_andor;
+ u8 _rsv1[0x2c];
+ u32 secure_scratch8;
+ u32 secure_scratch9;
+ u32 secure_scratch10;
+ u32 secure_scratch11;
+ u32 secure_scratch12;
+ u32 secure_scratch13;
+ u32 secure_scratch14;
+ u32 secure_scratch15;
+ u32 secure_scratch16;
+ u32 secure_scratch17;
+ u32 secure_scratch18;
+ u32 secure_scratch19;
+ u32 secure_scratch20;
+ u32 secure_scratch21;
+ u32 secure_scratch22;
+ u32 secure_scratch23;
+ u32 secure_scratch24;
+ u32 secure_scratch25;
+ u32 secure_scratch26;
+ u32 secure_scratch27;
+ u32 secure_scratch28;
+ u32 secure_scratch29;
+ u32 secure_scratch30;
+ u32 secure_scratch31;
+ u32 secure_scratch32;
+ u32 secure_scratch33;
+ u32 secure_scratch34;
+ u32 secure_scratch35;
+ u8 _rsv2[0xd0];
+ u32 cntrl2;
+ u8 _rsv3[0x18];
+ u32 io_dpd3_req;
+ u32 io_dqd3_status;
+ u32 strapping_opt_a;
+ u8 _rsv4[0x198];
+ u32 scratch56;
+ u32 scratch57;
+ u32 scratch58;
+ u32 scratch59;
+ u32 scratch60;
+ u32 scratch61;
+ u32 scratch62;
+ u32 scratch63;
+ u32 scratch64;
+ u32 scratch65;
+ u32 scratch66;
+ u32 scratch67;
+ u32 scratch68;
+ u32 scratch69;
+ u32 scratch70;
+ u32 scratch71;
+ u32 scratch72;
+ u32 scratch73;
+ u32 scratch74;
+ u32 scratch75;
+ u32 scratch76;
+ u32 scratch77;
+ u32 scratch78;
+ u32 scratch79;
+ u32 scratch80;
+ u32 scratch81;
+ u32 scratch82;
+ u32 scratch83;
+ u32 scratch84;
+ u32 scratch85;
+ u32 scratch86;
+ u32 scratch87;
+ u32 scratch88;
+ u32 scratch89;
+ u32 scratch90;
+ u32 scratch91;
+ u32 scratch92;
+ u32 scratch93;
+ u32 scratch94;
+ u32 scratch95;
+ u32 scratch96;
+ u32 scratch97;
+ u32 scratch98;
+ u32 scratch99;
+ u32 scratch100;
+ u32 scratch101;
+ u32 scratch102;
+ u32 scratch103;
+ u32 scratch104;
+ u32 scratch105;
+ u32 scratch106;
+ u32 scratch107;
+ u32 scratch108;
+ u32 scratch109;
+ u32 scratch110;
+ u32 scratch111;
+ u32 scratch112;
+ u32 scratch113;
+ u32 scratch114;
+ u32 scratch115;
+ u32 scratch116;
+ u32 scratch117;
+ u32 scratch118;
+ u32 scratch119;
+};
+
+check_member(tegra_pmc_regs, scratch119, 0x6fc);
+
+enum {
+ PMC_PWRGATE_TOGGLE_PARTID_MASK = 0x1f,
+ PMC_PWRGATE_TOGGLE_PARTID_SHIFT = 0,
+ PMC_PWRGATE_TOGGLE_START = 0x1 << 8
+};
+
+enum {
+ PMC_CNTRL_KBC_CLK_DIS = 0x1 << 0,
+ PMC_CNTRL_RTC_CLK_DIS = 0x1 << 1,
+ PMC_CNTRL_RTC_RST = 0x1 << 2,
+ PMC_CNTRL_KBC_RST = 0x1 << 3,
+ PMC_CNTRL_MAIN_RST = 0x1 << 4,
+ PMC_CNTRL_LATCHWAKE_EN = 0x1 << 5,
+ PMC_CNTRL_GLITCHDET_DIS = 0x1 << 6,
+ PMC_CNTRL_BLINK_EN = 0x1 << 7,
+ PMC_CNTRL_PWRREQ_POLARITY = 0x1 << 8,
+ PMC_CNTRL_PWRREQ_OE = 0x1 << 9,
+ PMC_CNTRL_SYSCLK_POLARITY = 0x1 << 10,
+ PMC_CNTRL_SYSCLK_OE = 0x1 << 11,
+ PMC_CNTRL_PWRGATE_DIS = 0x1 << 12,
+ PMC_CNTRL_AOINIT = 0x1 << 13,
+ PMC_CNTRL_SIDE_EFFECT_LP0 = 0x1 << 14,
+ PMC_CNTRL_CPUPWRREQ_POLARITY = 0x1 << 15,
+ PMC_CNTRL_CPUPWRREQ_OE = 0x1 << 16,
+ PMC_CNTRL_INTR_POLARITY = 0x1 << 17,
+ PMC_CNTRL_FUSE_OVERRIDE = 0x1 << 18,
+ PMC_CNTRL_CPUPWRGOOD_EN = 0x1 << 19,
+ PMC_CNTRL_CPUPWRGOOD_SEL_SHIFT = 20,
+ PMC_CNTRL_CPUPWRGOOD_SEL_MASK =
+ 0x3 << PMC_CNTRL_CPUPWRGOOD_SEL_SHIFT
+};
+
+enum {
+ PMC_DDR_PWR_EMMC_MASK = 1 << 1,
+ PMC_DDR_PWR_VAL_MASK = 1 << 0,
+};
+
+enum {
+ PMC_DDR_CFG_PKG_MASK = 1 << 0,
+ PMC_DDR_CFG_IF_MASK = 1 << 1,
+ PMC_DDR_CFG_XM0_RESET_TRI_MASK = 1 << 12,
+ PMC_DDR_CFG_XM0_RESET_DPDIO_MASK = 1 << 13,
+};
+
+enum {
+ PMC_NO_IOPOWER_MEM_MASK = 1 << 7,
+ PMC_NO_IOPOWER_MEM_COMP_MASK = 1 << 16,
+};
+
+enum {
+ PMC_POR_DPD_CTRL_MEM0_ADDR0_CLK_SEL_DPD_MASK = 1 << 0,
+ PMC_POR_DPD_CTRL_MEM0_ADDR1_CLK_SEL_DPD_MASK = 1 << 1,
+ PMC_POR_DPD_CTRL_MEM0_HOLD_CKE_LOW_OVR_MASK = 1 << 31,
+};
+
+enum {
+ PMC_CNTRL2_HOLD_CKE_LOW_EN = 0x1 << 12
+};
+
+enum {
+ PMC_OSC_EDPD_OVER_XOFS_SHIFT = 1,
+ PMC_OSC_EDPD_OVER_XOFS_MASK =
+ 0x3f << PMC_OSC_EDPD_OVER_XOFS_SHIFT
+};
+
+enum {
+ PMC_STRAPPING_OPT_A_RAM_CODE_SHIFT = 4,
+ PMC_STRAPPING_OPT_A_RAM_CODE_MASK =
+ 0xf << PMC_STRAPPING_OPT_A_RAM_CODE_SHIFT,
+};
+
+#endif /* _TEGRA124_PMC_H_ */
diff --git a/src/soc/nvidia/tegra124/include/soc/power.h b/src/soc/nvidia/tegra124/include/soc/power.h
new file mode 100644
index 0000000..889dede
--- /dev/null
+++ b/src/soc/nvidia/tegra124/include/soc/power.h
@@ -0,0 +1,40 @@
+/*
+ * This file is part of the coreboot project.
+ *
+ * Copyright 2013 Google Inc.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
+ */
+
+#ifndef __SOC_NVIDIA_TEGRA124_POWER_H__
+#define __SOC_NVIDIA_TEGRA124_POWER_H__
+
+// This function does not enable the external power to the rail, it enables
+// the rail itself internal to the SOC.
+void power_enable_and_ungate_cpu(void);
+
+// power_reset_status returns one of the following possible sources for the
+// most recent reset.
+enum {
+ POWER_RESET_POR = 0,
+ POWER_RESET_WATCHDOG = 1,
+ POWER_RESET_SENSOR = 2,
+ POWER_RESET_SW_MAIN = 3,
+ POWER_RESET_LP0 = 4
+};
+int power_reset_status(void);
+
+void ram_repair(void);
+
+#endif /* __SOC_NVIDIA_TEGRA124_POWER_H__ */
diff --git a/src/soc/nvidia/tegra124/include/soc/sdram.h b/src/soc/nvidia/tegra124/include/soc/sdram.h
new file mode 100644
index 0000000..1571521
--- /dev/null
+++ b/src/soc/nvidia/tegra124/include/soc/sdram.h
@@ -0,0 +1,33 @@
+/*
+ * This file is part of the coreboot project.
+ *
+ * Copyright 2013 Google Inc.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
+ */
+
+#ifndef __SOC_NVIDIA_TEGRA124_SDRAM_H__
+#define __SOC_NVIDIA_TEGRA124_SDRAM_H__
+
+#include <soc/sdram_param.h>
+
+uint32_t sdram_get_ram_code(void);
+void sdram_init(const struct sdram_params *param);
+int sdram_size_mb(void);
+uintptr_t sdram_max_addressable_mb(void);
+
+/* Save params to PMC scratch registers for use by BootROM on LP0 resume. */
+void sdram_lp0_save_params(const struct sdram_params *sdram);
+
+#endif /* __SOC_NVIDIA_TEGRA124_SDRAM_H__ */
diff --git a/src/soc/nvidia/tegra124/include/soc/sdram_param.h b/src/soc/nvidia/tegra124/include/soc/sdram_param.h
new file mode 100644
index 0000000..c845611
--- /dev/null
+++ b/src/soc/nvidia/tegra124/include/soc/sdram_param.h
@@ -0,0 +1,818 @@
+/*
+ * Copyright (c) 2013, NVIDIA CORPORATION. All rights reserved.
+ * Copyright 2013 Google Inc.
+ *
+ * This program is free software; you can redistribute it and/or modify it
+ * under the terms and conditions of the GNU General Public License,
+ * version 2, as published by the Free Software Foundation.
+ *
+ * This program is distributed in the hope it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
+ * more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program. If not, see <http://www.gnu.org/licenses/>.
+ *
+ * See file CREDITS for list of people who contributed to this
+ * project.
+ */
+
+/**
+ * Defines the SDRAM parameter structure.
+ *
+ * Note that PLLM is used by EMC. The field names are in camel case to ease
+ * directly converting BCT config files (*.cfg) into C structure.
+ */
+
+#ifndef __SOC_NVIDIA_TEGRA124_SDRAM_PARAM_H__
+#define __SOC_NVIDIA_TEGRA124_SDRAM_PARAM_H__
+
+#include <stddef.h>
+#include <stdint.h>
+
+enum {
+ /* Specifies the memory type to be undefined */
+ NvBootMemoryType_None = 0,
+
+ /* Specifies the memory type to be DDR SDRAM */
+ NvBootMemoryType_Ddr = 0,
+
+ /* Specifies the memory type to be LPDDR SDRAM */
+ NvBootMemoryType_LpDdr = 0,
+
+ /* Specifies the memory type to be DDR2 SDRAM */
+ NvBootMemoryType_Ddr2 = 0,
+
+ /* Specifies the memory type to be LPDDR2 SDRAM */
+ NvBootMemoryType_LpDdr2,
+
+ /* Specifies the memory type to be DDR3 SDRAM */
+ NvBootMemoryType_Ddr3,
+
+ NvBootMemoryType_Num,
+
+ /* Specifies an entry in the ram_code table that's not in use */
+ NvBootMemoryType_Unused = 0X7FFFFFF,
+};
+
+enum {
+ BOOT_ROM_PATCH_CONTROL_ENABLE_MASK = 0x1 << 31,
+ BOOT_ROM_PATCH_CONTROL_OFFSET_SHIFT = 0,
+ BOOT_ROM_PATCH_CONTROL_OFFSET_MASK = 0x7FFFFFFF << 0,
+ BOOT_ROM_PATCH_CONTROL_BASE_ADDRESS = 0x70000000,
+
+ EMC_ZCAL_WARM_COLD_BOOT_ENABLES_COLDBOOT_MASK = 1 << 0,
+};
+
+/**
+ * Defines the SDRAM parameter structure
+ */
+struct sdram_params {
+
+ /* Specifies the type of memory device */
+ uint32_t MemoryType;
+
+ /* MC/EMC clock source configuration */
+
+ /* Specifies the M value for PllM */
+ uint32_t PllMInputDivider;
+ /* Specifies the N value for PllM */
+ uint32_t PllMFeedbackDivider;
+ /* Specifies the time to wait for PLLM to lock (in microseconds) */
+ uint32_t PllMStableTime;
+ /* Specifies misc. control bits */
+ uint32_t PllMSetupControl;
+ /* Enables the Div by 2 */
+ uint32_t PllMSelectDiv2;
+ /* Powers down VCO output Level shifter */
+ uint32_t PllMPDLshiftPh45;
+ /* Powers down VCO output Level shifter */
+ uint32_t PllMPDLshiftPh90;
+ /* Powers down VCO output Level shifter */
+ uint32_t PllMPDLshiftPh135;
+ /* Specifies value for Charge Pump Gain Control */
+ uint32_t PllMKCP;
+ /* Specifies VCO gain */
+ uint32_t PllMKVCO;
+ /* Spare BCT param */
+ uint32_t EmcBctSpare0;
+ /* Spare BCT param */
+ uint32_t EmcBctSpare1;
+ /* Spare BCT param */
+ uint32_t EmcBctSpare2;
+ /* Spare BCT param */
+ uint32_t EmcBctSpare3;
+ /* Spare BCT param */
+ uint32_t EmcBctSpare4;
+ /* Spare BCT param */
+ uint32_t EmcBctSpare5;
+ /* Spare BCT param */
+ uint32_t EmcBctSpare6;
+ /* Spare BCT param */
+ uint32_t EmcBctSpare7;
+ /* Spare BCT param */
+ uint32_t EmcBctSpare8;
+ /* Spare BCT param */
+ uint32_t EmcBctSpare9;
+ /* Spare BCT param */
+ uint32_t EmcBctSpare10;
+ /* Spare BCT param */
+ uint32_t EmcBctSpare11;
+ /* Defines EMC_2X_CLK_SRC, EMC_2X_CLK_DIVISOR, EMC_INVERT_DCD */
+ uint32_t EmcClockSource;
+
+ /* Auto-calibration of EMC pads */
+
+ /* Specifies the value for EMC_AUTO_CAL_INTERVAL */
+ uint32_t EmcAutoCalInterval;
+ /*
+ * Specifies the value for EMC_AUTO_CAL_CONFIG
+ * Note: Trigger bits are set by the SDRAM code.
+ */
+ uint32_t EmcAutoCalConfig;
+
+ /* Specifies the value for EMC_AUTO_CAL_CONFIG2 */
+ uint32_t EmcAutoCalConfig2;
+
+ /* Specifies the value for EMC_AUTO_CAL_CONFIG3 */
+ uint32_t EmcAutoCalConfig3;
+
+ /*
+ * Specifies the time for the calibration
+ * to stabilize (in microseconds)
+ */
+ uint32_t EmcAutoCalWait;
+
+ /*
+ * DRAM size information
+ * Specifies the value for EMC_ADR_CFG
+ */
+ uint32_t EmcAdrCfg;
+
+ /*
+ * Specifies the time to wait after asserting pin
+ * CKE (in microseconds)
+ */
+ uint32_t EmcPinProgramWait;
+ /* Specifies the extra delay before/after pin RESET/CKE command */
+ uint32_t EmcPinExtraWait;
+ /*
+ * Specifies the extra delay after the first writing
+ * of EMC_TIMING_CONTROL
+ */
+ uint32_t EmcTimingControlWait;
+
+ /* Timing parameters required for the SDRAM */
+
+ /* Specifies the value for EMC_RC */
+ uint32_t EmcRc;
+ /* Specifies the value for EMC_RFC */
+ uint32_t EmcRfc;
+ /* Specifies the value for EMC_RFC_SLR */
+ uint32_t EmcRfcSlr;
+ /* Specifies the value for EMC_RAS */
+ uint32_t EmcRas;
+ /* Specifies the value for EMC_RP */
+ uint32_t EmcRp;
+ /* Specifies the value for EMC_R2R */
+ uint32_t EmcR2r;
+ /* Specifies the value for EMC_W2W */
+ uint32_t EmcW2w;
+ /* Specifies the value for EMC_R2W */
+ uint32_t EmcR2w;
+ /* Specifies the value for EMC_W2R */
+ uint32_t EmcW2r;
+ /* Specifies the value for EMC_R2P */
+ uint32_t EmcR2p;
+ /* Specifies the value for EMC_W2P */
+ uint32_t EmcW2p;
+ /* Specifies the value for EMC_RD_RCD */
+ uint32_t EmcRdRcd;
+ /* Specifies the value for EMC_WR_RCD */
+ uint32_t EmcWrRcd;
+ /* Specifies the value for EMC_RRD */
+ uint32_t EmcRrd;
+ /* Specifies the value for EMC_REXT */
+ uint32_t EmcRext;
+ /* Specifies the value for EMC_WEXT */
+ uint32_t EmcWext;
+ /* Specifies the value for EMC_WDV */
+ uint32_t EmcWdv;
+ /* Specifies the value for EMC_WDV_MASK */
+ uint32_t EmcWdvMask;
+ /* Specifies the value for EMC_QUSE */
+ uint32_t EmcQUse;
+ /* Specifies the value for EMC_QUSE_WIDTH */
+ uint32_t EmcQuseWidth;
+ /* Specifies the value for EMC_IBDLY */
+ uint32_t EmcIbdly;
+ /* Specifies the value for EMC_EINPUT */
+ uint32_t EmcEInput;
+ /* Specifies the value for EMC_EINPUT_DURATION */
+ uint32_t EmcEInputDuration;
+ /* Specifies the value for EMC_PUTERM_EXTRA */
+ uint32_t EmcPutermExtra;
+ /* Specifies the value for EMC_PUTERM_WIDTH */
+ uint32_t EmcPutermWidth;
+ /* Specifies the value for EMC_PUTERM_ADJ */
+ uint32_t EmcPutermAdj;
+ /* Specifies the value for EMC_CDB_CNTL_1 */
+ uint32_t EmcCdbCntl1;
+ /* Specifies the value for EMC_CDB_CNTL_2 */
+ uint32_t EmcCdbCntl2;
+ /* Specifies the value for EMC_CDB_CNTL_3 */
+ uint32_t EmcCdbCntl3;
+ /* Specifies the value for EMC_QRST */
+ uint32_t EmcQRst;
+ /* Specifies the value for EMC_QSAFE */
+ uint32_t EmcQSafe;
+ /* Specifies the value for EMC_RDV */
+ uint32_t EmcRdv;
+ /* Specifies the value for EMC_RDV_MASK */
+ uint32_t EmcRdvMask;
+ /* Specifies the value for EMC_QPOP */
+ uint32_t EmcQpop;
+ /* Specifies the value for EMC_CTT */
+ uint32_t EmcCtt;
+ /* Specifies the value for EMC_CTT_DURATION */
+ uint32_t EmcCttDuration;
+ /* Specifies the value for EMC_REFRESH */
+ uint32_t EmcRefresh;
+ /* Specifies the value for EMC_BURST_REFRESH_NUM */
+ uint32_t EmcBurstRefreshNum;
+ /* Specifies the value for EMC_PRE_REFRESH_REQ_CNT */
+ uint32_t EmcPreRefreshReqCnt;
+ /* Specifies the value for EMC_PDEX2WR */
+ uint32_t EmcPdEx2Wr;
+ /* Specifies the value for EMC_PDEX2RD */
+ uint32_t EmcPdEx2Rd;
+ /* Specifies the value for EMC_PCHG2PDEN */
+ uint32_t EmcPChg2Pden;
+ /* Specifies the value for EMC_ACT2PDEN */
+ uint32_t EmcAct2Pden;
+ /* Specifies the value for EMC_AR2PDEN */
+ uint32_t EmcAr2Pden;
+ /* Specifies the value for EMC_RW2PDEN */
+ uint32_t EmcRw2Pden;
+ /* Specifies the value for EMC_TXSR */
+ uint32_t EmcTxsr;
+ /* Specifies the value for EMC_TXSRDLL */
+ uint32_t EmcTxsrDll;
+ /* Specifies the value for EMC_TCKE */
+ uint32_t EmcTcke;
+ /* Specifies the value for EMC_TCKESR */
+ uint32_t EmcTckesr;
+ /* Specifies the value for EMC_TPD */
+ uint32_t EmcTpd;
+ /* Specifies the value for EMC_TFAW */
+ uint32_t EmcTfaw;
+ /* Specifies the value for EMC_TRPAB */
+ uint32_t EmcTrpab;
+ /* Specifies the value for EMC_TCLKSTABLE */
+ uint32_t EmcTClkStable;
+ /* Specifies the value for EMC_TCLKSTOP */
+ uint32_t EmcTClkStop;
+ /* Specifies the value for EMC_TREFBW */
+ uint32_t EmcTRefBw;
+
+ /* FBIO configuration values */
+
+ /* Specifies the value for EMC_FBIO_CFG5 */
+ uint32_t EmcFbioCfg5;
+ /* Specifies the value for EMC_FBIO_CFG6 */
+ uint32_t EmcFbioCfg6;
+ /* Specifies the value for EMC_FBIO_SPARE */
+ uint32_t EmcFbioSpare;
+
+ /* Specifies the value for EMC_CFG_RSV */
+ uint32_t EmcCfgRsv;
+
+ /* MRS command values */
+
+ /* Specifies the value for EMC_MRS */
+ uint32_t EmcMrs;
+ /* Specifies the MP0 command to initialize mode registers */
+ uint32_t EmcEmrs;
+ /* Specifies the MP2 command to initialize mode registers */
+ uint32_t EmcEmrs2;
+ /* Specifies the MP3 command to initialize mode registers */
+ uint32_t EmcEmrs3;
+ /* Specifies the programming to LPDDR2 Mode Register 1 at cold boot */
+ uint32_t EmcMrw1;
+ /* Specifies the programming to LPDDR2 Mode Register 2 at cold boot */
+ uint32_t EmcMrw2;
+ /* Specifies the programming to LPDDR2 Mode Register 3 at cold boot */
+ uint32_t EmcMrw3;
+ /* Specifies the programming to LPDDR2 Mode Register 11 at cold boot */
+ uint32_t EmcMrw4;
+ /*
+ * Specifies the programming to extra LPDDR2 Mode Register
+ * at cold boot
+ */
+ uint32_t EmcMrwExtra;
+ /*
+ * Specifies the programming to extra LPDDR2 Mode Register
+ * at warm boot
+ */
+ uint32_t EmcWarmBootMrwExtra;
+ /*
+ * Specify the enable of extra Mode Register programming at
+ * warm boot
+ */
+ uint32_t EmcWarmBootExtraModeRegWriteEnable;
+ /*
+ * Specify the enable of extra Mode Register programming at
+ * cold boot
+ */
+ uint32_t EmcExtraModeRegWriteEnable;
+
+ /* Specifies the EMC_MRW reset command value */
+ uint32_t EmcMrwResetCommand;
+ /* Specifies the EMC Reset wait time (in microseconds) */
+ uint32_t EmcMrwResetNInitWait;
+ /* Specifies the value for EMC_MRS_WAIT_CNT */
+ uint32_t EmcMrsWaitCnt;
+ /* Specifies the value for EMC_MRS_WAIT_CNT2 */
+ uint32_t EmcMrsWaitCnt2;
+
+ /* EMC miscellaneous configurations */
+
+ /* Specifies the value for EMC_CFG */
+ uint32_t EmcCfg;
+ /* Specifies the value for EMC_CFG_2 */
+ uint32_t EmcCfg2;
+ /* Specifies the pipe bypass controls */
+ uint32_t EmcCfgPipe;
+ /* Specifies the value for EMC_DBG */
+ uint32_t EmcDbg;
+ /* Specifies the value for EMC_CMDQ */
+ uint32_t EmcCmdQ;
+ /* Specifies the value for EMC_MC2EMCQ */
+ uint32_t EmcMc2EmcQ;
+ /* Specifies the value for EMC_DYN_SELF_REF_CONTROL */
+ uint32_t EmcDynSelfRefControl;
+
+ /* Specifies the value for MEM_INIT_DONE */
+ uint32_t AhbArbitrationXbarCtrlMemInitDone;
+
+ /* Specifies the value for EMC_CFG_DIG_DLL */
+ uint32_t EmcCfgDigDll;
+ /* Specifies the value for EMC_CFG_DIG_DLL_PERIOD */
+ uint32_t EmcCfgDigDllPeriod;
+ /* Specifies the value of *DEV_SELECTN of various EMC registers */
+ uint32_t EmcDevSelect;
+
+ /* Specifies the value for EMC_SEL_DPD_CTRL */
+ uint32_t EmcSelDpdCtrl;
+
+ /* Pads trimmer delays */
+
+ /* Specifies the value for EMC_DLL_XFORM_DQS0 */
+ uint32_t EmcDllXformDqs0;
+ /* Specifies the value for EMC_DLL_XFORM_DQS1 */
+ uint32_t EmcDllXformDqs1;
+ /* Specifies the value for EMC_DLL_XFORM_DQS2 */
+ uint32_t EmcDllXformDqs2;
+ /* Specifies the value for EMC_DLL_XFORM_DQS3 */
+ uint32_t EmcDllXformDqs3;
+ /* Specifies the value for EMC_DLL_XFORM_DQS4 */
+ uint32_t EmcDllXformDqs4;
+ /* Specifies the value for EMC_DLL_XFORM_DQS5 */
+ uint32_t EmcDllXformDqs5;
+ /* Specifies the value for EMC_DLL_XFORM_DQS6 */
+ uint32_t EmcDllXformDqs6;
+ /* Specifies the value for EMC_DLL_XFORM_DQS7 */
+ uint32_t EmcDllXformDqs7;
+ /* Specifies the value for EMC_DLL_XFORM_DQS8 */
+ uint32_t EmcDllXformDqs8;
+ /* Specifies the value for EMC_DLL_XFORM_DQS9 */
+ uint32_t EmcDllXformDqs9;
+ /* Specifies the value for EMC_DLL_XFORM_DQS10 */
+ uint32_t EmcDllXformDqs10;
+ /* Specifies the value for EMC_DLL_XFORM_DQS11 */
+ uint32_t EmcDllXformDqs11;
+ /* Specifies the value for EMC_DLL_XFORM_DQS12 */
+ uint32_t EmcDllXformDqs12;
+ /* Specifies the value for EMC_DLL_XFORM_DQS13 */
+ uint32_t EmcDllXformDqs13;
+ /* Specifies the value for EMC_DLL_XFORM_DQS14 */
+ uint32_t EmcDllXformDqs14;
+ /* Specifies the value for EMC_DLL_XFORM_DQS15 */
+ uint32_t EmcDllXformDqs15;
+ /* Specifies the value for EMC_DLL_XFORM_QUSE0 */
+ uint32_t EmcDllXformQUse0;
+ /* Specifies the value for EMC_DLL_XFORM_QUSE1 */
+ uint32_t EmcDllXformQUse1;
+ /* Specifies the value for EMC_DLL_XFORM_QUSE2 */
+ uint32_t EmcDllXformQUse2;
+ /* Specifies the value for EMC_DLL_XFORM_QUSE3 */
+ uint32_t EmcDllXformQUse3;
+ /* Specifies the value for EMC_DLL_XFORM_QUSE4 */
+ uint32_t EmcDllXformQUse4;
+ /* Specifies the value for EMC_DLL_XFORM_QUSE5 */
+ uint32_t EmcDllXformQUse5;
+ /* Specifies the value for EMC_DLL_XFORM_QUSE6 */
+ uint32_t EmcDllXformQUse6;
+ /* Specifies the value for EMC_DLL_XFORM_QUSE7 */
+ uint32_t EmcDllXformQUse7;
+ /* Specifies the value for EMC_DLL_XFORM_ADDR0 */
+ uint32_t EmcDllXformAddr0;
+ /* Specifies the value for EMC_DLL_XFORM_ADDR1 */
+ uint32_t EmcDllXformAddr1;
+ /* Specifies the value for EMC_DLL_XFORM_ADDR2 */
+ uint32_t EmcDllXformAddr2;
+ /* Specifies the value for EMC_DLL_XFORM_ADDR3 */
+ uint32_t EmcDllXformAddr3;
+ /* Specifies the value for EMC_DLL_XFORM_ADDR4 */
+ uint32_t EmcDllXformAddr4;
+ /* Specifies the value for EMC_DLL_XFORM_ADDR5 */
+ uint32_t EmcDllXformAddr5;
+ /* Specifies the value for EMC_DLL_XFORM_QUSE8 */
+ uint32_t EmcDllXformQUse8;
+ /* Specifies the value for EMC_DLL_XFORM_QUSE9 */
+ uint32_t EmcDllXformQUse9;
+ /* Specifies the value for EMC_DLL_XFORM_QUSE10 */
+ uint32_t EmcDllXformQUse10;
+ /* Specifies the value for EMC_DLL_XFORM_QUSE11 */
+ uint32_t EmcDllXformQUse11;
+ /* Specifies the value for EMC_DLL_XFORM_QUSE12 */
+ uint32_t EmcDllXformQUse12;
+ /* Specifies the value for EMC_DLL_XFORM_QUSE13 */
+ uint32_t EmcDllXformQUse13;
+ /* Specifies the value for EMC_DLL_XFORM_QUSE14 */
+ uint32_t EmcDllXformQUse14;
+ /* Specifies the value for EMC_DLL_XFORM_QUSE15 */
+ uint32_t EmcDllXformQUse15;
+ /* Specifies the value for EMC_DLI_TRIM_TXDQS0 */
+ uint32_t EmcDliTrimTxDqs0;
+ /* Specifies the value for EMC_DLI_TRIM_TXDQS1 */
+ uint32_t EmcDliTrimTxDqs1;
+ /* Specifies the value for EMC_DLI_TRIM_TXDQS2 */
+ uint32_t EmcDliTrimTxDqs2;
+ /* Specifies the value for EMC_DLI_TRIM_TXDQS3 */
+ uint32_t EmcDliTrimTxDqs3;
+ /* Specifies the value for EMC_DLI_TRIM_TXDQS4 */
+ uint32_t EmcDliTrimTxDqs4;
+ /* Specifies the value for EMC_DLI_TRIM_TXDQS5 */
+ uint32_t EmcDliTrimTxDqs5;
+ /* Specifies the value for EMC_DLI_TRIM_TXDQS6 */
+ uint32_t EmcDliTrimTxDqs6;
+ /* Specifies the value for EMC_DLI_TRIM_TXDQS7 */
+ uint32_t EmcDliTrimTxDqs7;
+ /* Specifies the value for EMC_DLI_TRIM_TXDQS8 */
+ uint32_t EmcDliTrimTxDqs8;
+ /* Specifies the value for EMC_DLI_TRIM_TXDQS9 */
+ uint32_t EmcDliTrimTxDqs9;
+ /* Specifies the value for EMC_DLI_TRIM_TXDQS10 */
+ uint32_t EmcDliTrimTxDqs10;
+ /* Specifies the value for EMC_DLI_TRIM_TXDQS11 */
+ uint32_t EmcDliTrimTxDqs11;
+ /* Specifies the value for EMC_DLI_TRIM_TXDQS12 */
+ uint32_t EmcDliTrimTxDqs12;
+ /* Specifies the value for EMC_DLI_TRIM_TXDQS13 */
+ uint32_t EmcDliTrimTxDqs13;
+ /* Specifies the value for EMC_DLI_TRIM_TXDQS14 */
+ uint32_t EmcDliTrimTxDqs14;
+ /* Specifies the value for EMC_DLI_TRIM_TXDQS15 */
+ uint32_t EmcDliTrimTxDqs15;
+ /* Specifies the value for EMC_DLL_XFORM_DQ0 */
+ uint32_t EmcDllXformDq0;
+ /* Specifies the value for EMC_DLL_XFORM_DQ1 */
+ uint32_t EmcDllXformDq1;
+ /* Specifies the value for EMC_DLL_XFORM_DQ2 */
+ uint32_t EmcDllXformDq2;
+ /* Specifies the value for EMC_DLL_XFORM_DQ3 */
+ uint32_t EmcDllXformDq3;
+ /* Specifies the value for EMC_DLL_XFORM_DQ4 */
+ uint32_t EmcDllXformDq4;
+ /* Specifies the value for EMC_DLL_XFORM_DQ5 */
+ uint32_t EmcDllXformDq5;
+ /* Specifies the value for EMC_DLL_XFORM_DQ6 */
+ uint32_t EmcDllXformDq6;
+ /* Specifies the value for EMC_DLL_XFORM_DQ7 */
+ uint32_t EmcDllXformDq7;
+
+ /*
+ * Specifies the delay after asserting CKE pin during a WarmBoot0
+ * sequence (in microseconds)
+ */
+ uint32_t WarmBootWait;
+
+ /* Specifies the value for EMC_CTT_TERM_CTRL */
+ uint32_t EmcCttTermCtrl;
+
+ /* Specifies the value for EMC_ODT_WRITE */
+ uint32_t EmcOdtWrite;
+ /* Specifies the value for EMC_ODT_WRITE */
+ uint32_t EmcOdtRead;
+
+ /* Periodic ZQ calibration */
+
+ /*
+ * Specifies the value for EMC_ZCAL_INTERVAL
+ * Value 0 disables ZQ calibration
+ */
+ uint32_t EmcZcalInterval;
+ /* Specifies the value for EMC_ZCAL_WAIT_CNT */
+ uint32_t EmcZcalWaitCnt;
+ /* Specifies the value for EMC_ZCAL_MRW_CMD */
+ uint32_t EmcZcalMrwCmd;
+
+ /* DRAM initialization sequence flow control */
+
+ /* Specifies the MRS command value for resetting DLL */
+ uint32_t EmcMrsResetDll;
+ /* Specifies the command for ZQ initialization of device 0 */
+ uint32_t EmcZcalInitDev0;
+ /* Specifies the command for ZQ initialization of device 1 */
+ uint32_t EmcZcalInitDev1;
+ /*
+ * Specifies the wait time after programming a ZQ initialization
+ * command (in microseconds)
+ */
+ uint32_t EmcZcalInitWait;
+ /*
+ * Specifies the enable for ZQ calibration at cold boot [bit 0]
+ * and warm boot [bit 1]
+ */
+ uint32_t EmcZcalWarmColdBootEnables;
+
+ /*
+ * Specifies the MRW command to LPDDR2 for ZQ calibration
+ * on warmboot
+ */
+ /* Is issued to both devices separately */
+ uint32_t EmcMrwLpddr2ZcalWarmBoot;
+ /*
+ * Specifies the ZQ command to DDR3 for ZQ calibration on warmboot
+ * Is issued to both devices separately
+ */
+ uint32_t EmcZqCalDdr3WarmBoot;
+ /*
+ * Specifies the wait time for ZQ calibration on warmboot
+ * (in microseconds)
+ */
+ uint32_t EmcZcalWarmBootWait;
+ /*
+ * Specifies the enable for DRAM Mode Register programming
+ * at warm boot
+ */
+ uint32_t EmcMrsWarmBootEnable;
+ /*
+ * Specifies the wait time after sending an MRS DLL reset command
+ * in microseconds)
+ */
+ uint32_t EmcMrsResetDllWait;
+ /* Specifies the extra MRS command to initialize mode registers */
+ uint32_t EmcMrsExtra;
+ /* Specifies the extra MRS command at warm boot */
+ uint32_t EmcWarmBootMrsExtra;
+ /* Specifies the EMRS command to enable the DDR2 DLL */
+ uint32_t EmcEmrsDdr2DllEnable;
+ /* Specifies the MRS command to reset the DDR2 DLL */
+ uint32_t EmcMrsDdr2DllReset;
+ /* Specifies the EMRS command to set OCD calibration */
+ uint32_t EmcEmrsDdr2OcdCalib;
+ /*
+ * Specifies the wait between initializing DDR and setting OCD
+ * calibration (in microseconds)
+ */
+ uint32_t EmcDdr2Wait;
+ /* Specifies the value for EMC_CLKEN_OVERRIDE */
+ uint32_t EmcClkenOverride;
+ /* Specifies the value for MC_DIS_EXTRA_SNAP_LEVELS */
+ uint32_t McDisExtraSnapLevels;
+ /*
+ * Specifies LOG2 of the extra refresh numbers after booting
+ * Program 0 to disable
+ */
+ uint32_t EmcExtraRefreshNum;
+ /* Specifies the master override for all EMC clocks */
+ uint32_t EmcClkenOverrideAllWarmBoot;
+ /* Specifies the master override for all MC clocks */
+ uint32_t McClkenOverrideAllWarmBoot;
+ /* Specifies digital dll period, choosing between 4 to 64 ms */
+ uint32_t EmcCfgDigDllPeriodWarmBoot;
+
+ /* Pad controls */
+
+ /* Specifies the value for PMC_VDDP_SEL */
+ uint32_t PmcVddpSel;
+ /* Specifies the wait time after programming PMC_VDDP_SEL */
+ uint32_t PmcVddpSelWait;
+ /* Specifies the value for PMC_DDR_PWR */
+ uint32_t PmcDdrPwr;
+ /* Specifies the value for PMC_DDR_CFG */
+ uint32_t PmcDdrCfg;
+ /* Specifies the value for PMC_IO_DPD3_REQ */
+ uint32_t PmcIoDpd3Req;
+ /* Specifies the wait time after programming PMC_IO_DPD3_REQ */
+ uint32_t PmcIoDpd3ReqWait;
+ /* Specifies the value for PMC_REG_SHORT */
+ uint32_t PmcRegShort;
+ /* Specifies the value for PMC_NO_IOPOWER */
+ uint32_t PmcNoIoPower;
+ /* Specifies the wait time after programming PMC_POR_DPD_CTRL */
+ uint32_t PmcPorDpdCtrlWait;
+ /* Specifies the value for EMC_XM2CMDPADCTRL */
+ uint32_t EmcXm2CmdPadCtrl;
+ /* Specifies the value for EMC_XM2CMDPADCTRL2 */
+ uint32_t EmcXm2CmdPadCtrl2;
+ /* Specifies the value for EMC_XM2CMDPADCTRL3 */
+ uint32_t EmcXm2CmdPadCtrl3;
+ /* Specifies the value for EMC_XM2CMDPADCTRL4 */
+ uint32_t EmcXm2CmdPadCtrl4;
+ /* Specifies the value for EMC_XM2CMDPADCTRL5 */
+ uint32_t EmcXm2CmdPadCtrl5;
+ /* Specifies the value for EMC_XM2DQSPADCTRL */
+ uint32_t EmcXm2DqsPadCtrl;
+ /* Specifies the value for EMC_XM2DQSPADCTRL2 */
+ uint32_t EmcXm2DqsPadCtrl2;
+ /* Specifies the value for EMC_XM2DQSPADCTRL3 */
+ uint32_t EmcXm2DqsPadCtrl3;
+ /* Specifies the value for EMC_XM2DQSPADCTRL4 */
+ uint32_t EmcXm2DqsPadCtrl4;
+ /* Specifies the value for EMC_XM2DQSPADCTRL5 */
+ uint32_t EmcXm2DqsPadCtrl5;
+ /* Specifies the value for EMC_XM2DQSPADCTRL6 */
+ uint32_t EmcXm2DqsPadCtrl6;
+ /* Specifies the value for EMC_XM2DQPADCTRL */
+ uint32_t EmcXm2DqPadCtrl;
+ /* Specifies the value for EMC_XM2DQPADCTRL2 */
+ uint32_t EmcXm2DqPadCtrl2;
+ /* Specifies the value for EMC_XM2DQPADCTRL3 */
+ uint32_t EmcXm2DqPadCtrl3;
+ /* Specifies the value for EMC_XM2CLKPADCTRL */
+ uint32_t EmcXm2ClkPadCtrl;
+ /* Specifies the value for EMC_XM2CLKPADCTRL2 */
+ uint32_t EmcXm2ClkPadCtrl2;
+ /* Specifies the value for EMC_XM2COMPPADCTRL */
+ uint32_t EmcXm2CompPadCtrl;
+ /* Specifies the value for EMC_XM2VTTGENPADCTRL */
+ uint32_t EmcXm2VttGenPadCtrl;
+ /* Specifies the value for EMC_XM2VTTGENPADCTRL2 */
+ uint32_t EmcXm2VttGenPadCtrl2;
+ /* Specifies the value for EMC_XM2VTTGENPADCTRL3 */
+ uint32_t EmcXm2VttGenPadCtrl3;
+ /* Specifies the value for EMC_ACPD_CONTROL */
+ uint32_t EmcAcpdControl;
+
+ /* Specifies the value for EMC_SWIZZLE_RANK0_BYTE_CFG */
+ uint32_t EmcSwizzleRank0ByteCfg;
+ /* Specifies the value for EMC_SWIZZLE_RANK0_BYTE0 */
+ uint32_t EmcSwizzleRank0Byte0;
+ /* Specifies the value for EMC_SWIZZLE_RANK0_BYTE1 */
+ uint32_t EmcSwizzleRank0Byte1;
+ /* Specifies the value for EMC_SWIZZLE_RANK0_BYTE2 */
+ uint32_t EmcSwizzleRank0Byte2;
+ /* Specifies the value for EMC_SWIZZLE_RANK0_BYTE3 */
+ uint32_t EmcSwizzleRank0Byte3;
+ /* Specifies the value for EMC_SWIZZLE_RANK1_BYTE_CFG */
+ uint32_t EmcSwizzleRank1ByteCfg;
+ /* Specifies the value for EMC_SWIZZLE_RANK1_BYTE0 */
+ uint32_t EmcSwizzleRank1Byte0;
+ /* Specifies the value for EMC_SWIZZLE_RANK1_BYTE1 */
+ uint32_t EmcSwizzleRank1Byte1;
+ /* Specifies the value for EMC_SWIZZLE_RANK1_BYTE2 */
+ uint32_t EmcSwizzleRank1Byte2;
+ /* Specifies the value for EMC_SWIZZLE_RANK1_BYTE3 */
+ uint32_t EmcSwizzleRank1Byte3;
+
+ /* Specifies the value for EMC_DSR_VTTGEN_DRV */
+ uint32_t EmcDsrVttgenDrv;
+
+ /* Specifies the value for EMC_TXDSRVTTGEN */
+ uint32_t EmcTxdsrvttgen;
+ /* Specifies the value for EMC_BGBIAS_CTL */
+ uint32_t EmcBgbiasCtl0;
+
+ /* DRAM size information */
+
+ /* Specifies the value for MC_EMEM_ADR_CFG */
+ uint32_t McEmemAdrCfg;
+ /* Specifies the value for MC_EMEM_ADR_CFG_DEV0 */
+ uint32_t McEmemAdrCfgDev0;
+ /* Specifies the value for MC_EMEM_ADR_CFG_DEV1 */
+ uint32_t McEmemAdrCfgDev1;
+ /* Specifies the value for MC_EMEM_BANK_SWIZZLE_CFG0 */
+ uint32_t McEmemAdrCfgBankMask0;
+ /* Specifies the value for MC_EMEM_BANK_SWIZZLE_CFG1 */
+ uint32_t McEmemAdrCfgBankMask1;
+ /* Specifies the value for MC_EMEM_BANK_SWIZZLE_CFG2 */
+ uint32_t McEmemAdrCfgBankMask2;
+ /* Specifies the value for MC_EMEM_BANK_SWIZZLE_CFG3 */
+ uint32_t McEmemAdrCfgBankSwizzle3;
+
+ /*
+ * Specifies the value for MC_EMEM_CFG which holds the external memory
+ * size (in KBytes)
+ */
+ uint32_t McEmemCfg;
+
+ /* MC arbitration configuration */
+
+ /* Specifies the value for MC_EMEM_ARB_CFG */
+ uint32_t McEmemArbCfg;
+ /* Specifies the value for MC_EMEM_ARB_OUTSTANDING_REQ */
+ uint32_t McEmemArbOutstandingReq;
+ /* Specifies the value for MC_EMEM_ARB_TIMING_RCD */
+ uint32_t McEmemArbTimingRcd;
+ /* Specifies the value for MC_EMEM_ARB_TIMING_RP */
+ uint32_t McEmemArbTimingRp;
+ /* Specifies the value for MC_EMEM_ARB_TIMING_RC */
+ uint32_t McEmemArbTimingRc;
+ /* Specifies the value for MC_EMEM_ARB_TIMING_RAS */
+ uint32_t McEmemArbTimingRas;
+ /* Specifies the value for MC_EMEM_ARB_TIMING_FAW */
+ uint32_t McEmemArbTimingFaw;
+ /* Specifies the value for MC_EMEM_ARB_TIMING_RRD */
+ uint32_t McEmemArbTimingRrd;
+ /* Specifies the value for MC_EMEM_ARB_TIMING_RAP2PRE */
+ uint32_t McEmemArbTimingRap2Pre;
+ /* Specifies the value for MC_EMEM_ARB_TIMING_WAP2PRE */
+ uint32_t McEmemArbTimingWap2Pre;
+ /* Specifies the value for MC_EMEM_ARB_TIMING_R2R */
+ uint32_t McEmemArbTimingR2R;
+ /* Specifies the value for MC_EMEM_ARB_TIMING_W2W */
+ uint32_t McEmemArbTimingW2W;
+ /* Specifies the value for MC_EMEM_ARB_TIMING_R2W */
+ uint32_t McEmemArbTimingR2W;
+ /* Specifies the value for MC_EMEM_ARB_TIMING_W2R */
+ uint32_t McEmemArbTimingW2R;
+ /* Specifies the value for MC_EMEM_ARB_DA_TURNS */
+ uint32_t McEmemArbDaTurns;
+ /* Specifies the value for MC_EMEM_ARB_DA_COVERS */
+ uint32_t McEmemArbDaCovers;
+ /* Specifies the value for MC_EMEM_ARB_MISC0 */
+ uint32_t McEmemArbMisc0;
+ /* Specifies the value for MC_EMEM_ARB_MISC1 */
+ uint32_t McEmemArbMisc1;
+ /* Specifies the value for MC_EMEM_ARB_RING1_THROTTLE */
+ uint32_t McEmemArbRing1Throttle;
+ /* Specifies the value for MC_EMEM_ARB_OVERRIDE */
+ uint32_t McEmemArbOverride;
+ /* Specifies the value for MC_EMEM_ARB_OVERRIDE_1 */
+ uint32_t McEmemArbOverride1;
+ /* Specifies the value for MC_EMEM_ARB_RSV */
+ uint32_t McEmemArbRsv;
+
+ /* Specifies the value for MC_CLKEN_OVERRIDE */
+ uint32_t McClkenOverride;
+
+ /* Specifies the value for MC_STAT_CONTROL */
+ uint32_t McStatControl;
+ /* Specifies the value for MC_DISPLAY_SNAP_RING */
+ uint32_t McDisplaySnapRing;
+ /* Specifies the value for MC_VIDEO_PROTECT_BOM */
+ uint32_t McVideoProtectBom;
+ /* Specifies the value for MC_VIDEO_PROTECT_BOM_ADR_HI */
+ uint32_t McVideoProtectBomAdrHi;
+ /* Specifies the value for MC_VIDEO_PROTECT_SIZE_MB */
+ uint32_t McVideoProtectSizeMb;
+ /* Specifies the value for MC_VIDEO_PROTECT_VPR_OVERRIDE */
+ uint32_t McVideoProtectVprOverride;
+ /* Specifies the value for MC_VIDEO_PROTECT_VPR_OVERRIDE1 */
+ uint32_t McVideoProtectVprOverride1;
+ /* Specifies the value for MC_VIDEO_PROTECT_GPU_OVERRIDE_0 */
+ uint32_t McVideoProtectGpuOverride0;
+ /* Specifies the value for MC_VIDEO_PROTECT_GPU_OVERRIDE_1 */
+ uint32_t McVideoProtectGpuOverride1;
+ /* Specifies the value for MC_SEC_CARVEOUT_BOM */
+ uint32_t McSecCarveoutBom;
+ /* Specifies the value for MC_SEC_CARVEOUT_ADR_HI */
+ uint32_t McSecCarveoutAdrHi;
+ /* Specifies the value for MC_SEC_CARVEOUT_SIZE_MB */
+ uint32_t McSecCarveoutSizeMb;
+ /* Specifies the value for MC_VIDEO_PROTECT_REG_CTRL.VIDEO_PROTECT_WRITE_ACCESS */
+ uint32_t McVideoProtectWriteAccess;
+ /* Specifies the value for MC_SEC_CARVEOUT_REG_CTRL.SEC_CARVEOUT_WRITE_ACCESS */
+ uint32_t McSecCarveoutProtectWriteAccess;
+
+ /* Specifies enable for CA training */
+ uint32_t EmcCaTrainingEnable;
+ /* Specifies the value for EMC_CA_TRAINING_TIMING_CNTRL1 */
+ uint32_t EmcCaTrainingTimingCntl1;
+ /* Specifies the value for EMC_CA_TRAINING_TIMING_CNTRL2 */
+ uint32_t EmcCaTrainingTimingCntl2;
+ /* Set if bit 6 select is greater than bit 7 select; uses aremc.spec packet SWIZZLE_BIT6_GT_BIT7 */
+ uint32_t SwizzleRankByteEncode;
+ /* Specifies enable and offset for patched boot rom write */
+ uint32_t BootRomPatchControl;
+ /* Specifies data for patched boot rom write */
+ uint32_t BootRomPatchData;
+ /* Specifies the value for MC_MTS_CARVEOUT_BOM */
+ uint32_t McMtsCarveoutBom;
+ /* Specifies the value for MC_MTS_CARVEOUT_ADR_HI */
+ uint32_t McMtsCarveoutAdrHi;
+ /* Specifies the value for MC_MTS_CARVEOUT_SIZE_MB */
+ uint32_t McMtsCarveoutSizeMb;
+ /* Specifies the value for MC_MTS_CARVEOUT_REG_CTRL */
+ uint32_t McMtsCarveoutRegCtrl;
+
+ /* End of generated code by warmboot_code_gen */
+};
+
+check_member(sdram_params, McMtsCarveoutRegCtrl, 0x4d0);
+
+#endif /* __SOC_NVIDIA_TEGRA124_SDRAM_PARAM_H__ */
diff --git a/src/soc/nvidia/tegra124/include/soc/sor.h b/src/soc/nvidia/tegra124/include/soc/sor.h
new file mode 100644
index 0000000..569cdb9
--- /dev/null
+++ b/src/soc/nvidia/tegra124/include/soc/sor.h
@@ -0,0 +1,928 @@
+/*
+ * drivers/video/tegra/dc/sor_regs.h
+ *
+ * Copyright (c) 2011-2013, NVIDIA Corporation.
+ *
+ * This software is licensed under the terms of the GNU General Public
+ * License version 2, as published by the Free Software Foundation, and
+ * may be copied, distributed, and modified under those terms.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ *
+ */
+
+#ifndef __TEGRA124_SOR_H__
+#define __TEGRA124_SOR_H__
+
+#define NV_SOR_SUPER_STATE0 (0x1)
+#define NV_SOR_SUPER_STATE0_UPDATE_SHIFT (0)
+#define NV_SOR_SUPER_STATE0_UPDATE_DEFAULT_MASK (0x1)
+#define NV_SOR_SUPER_STATE1 (0x2)
+#define NV_SOR_SUPER_STATE1_ATTACHED_SHIFT (3)
+#define NV_SOR_SUPER_STATE1_ATTACHED_NO (0 << 3)
+#define NV_SOR_SUPER_STATE1_ATTACHED_YES (1 << 3)
+#define NV_SOR_SUPER_STATE1_ASY_ORMODE_SHIFT (2)
+#define NV_SOR_SUPER_STATE1_ASY_ORMODE_SAFE (0 << 2)
+#define NV_SOR_SUPER_STATE1_ASY_ORMODE_NORMAL (1 << 2)
+#define NV_SOR_SUPER_STATE1_ASY_HEAD_OP_SHIFT (0)
+#define NV_SOR_SUPER_STATE1_ASY_HEAD_OP_DEFAULT_MASK (0x3)
+#define NV_SOR_SUPER_STATE1_ASY_HEAD_OP_SLEEP (0)
+#define NV_SOR_SUPER_STATE1_ASY_HEAD_OP_SNOOZE (1)
+#define NV_SOR_SUPER_STATE1_ASY_HEAD_OP_AWAKE (2)
+#define NV_SOR_STATE0 (0x3)
+#define NV_SOR_STATE0_UPDATE_SHIFT (0)
+#define NV_SOR_STATE0_UPDATE_DEFAULT_MASK (0x1)
+#define NV_SOR_STATE1 (0x4)
+#define NV_SOR_STATE1_ASY_PIXELDEPTH_SHIFT (17)
+#define NV_SOR_STATE1_ASY_PIXELDEPTH_DEFAULT_MASK (0xf << 17)
+#define NV_SOR_STATE1_ASY_PIXELDEPTH_BPP_16_422 (1 << 17)
+#define NV_SOR_STATE1_ASY_PIXELDEPTH_BPP_18_444 (2 << 17)
+#define NV_SOR_STATE1_ASY_PIXELDEPTH_BPP_20_422 (3 << 17)
+#define NV_SOR_STATE1_ASY_PIXELDEPTH_BPP_24_422 (4 << 17)
+#define NV_SOR_STATE1_ASY_PIXELDEPTH_BPP_24_444 (5 << 17)
+#define NV_SOR_STATE1_ASY_PIXELDEPTH_BPP_30_444 (6 << 17)
+#define NV_SOR_STATE1_ASY_PIXELDEPTH_BPP_32_422 (7 << 17)
+#define NV_SOR_STATE1_ASY_PIXELDEPTH_BPP_36_444 (8 << 17)
+#define NV_SOR_STATE1_ASY_PIXELDEPTH_BPP_48_444 (9 << 17)
+#define NV_SOR_STATE1_ASY_REPLICATE_SHIFT (15)
+#define NV_SOR_STATE1_ASY_REPLICATE_DEFAULT_MASK (0x3 << 15)
+#define NV_SOR_STATE1_ASY_REPLICATE_OFF (0 << 15)
+#define NV_SOR_STATE1_ASY_REPLICATE_X2 (1 << 15)
+#define NV_SOR_STATE1_ASY_REPLICATE_X4 (2 << 15)
+#define NV_SOR_STATE1_ASY_DEPOL_SHIFT (14)
+#define NV_SOR_STATE1_ASY_DEPOL_DEFAULT_MASK (0x1 << 14)
+#define NV_SOR_STATE1_ASY_DEPOL_POSITIVE_TRUE (0 << 14)
+#define NV_SOR_STATE1_ASY_DEPOL_NEGATIVE_TRUE (1 << 14)
+#define NV_SOR_STATE1_ASY_VSYNCPOL_SHIFT (13)
+#define NV_SOR_STATE1_ASY_VSYNCPOL_DEFAULT_MASK (0x1 << 13)
+#define NV_SOR_STATE1_ASY_VSYNCPOL_POSITIVE_TRUE (0 << 13)
+#define NV_SOR_STATE1_ASY_VSYNCPOL_NEGATIVE_TRUE (1 << 13)
+#define NV_SOR_STATE1_ASY_HSYNCPOL_SHIFT (12)
+#define NV_SOR_STATE1_ASY_HSYNCPOL_DEFAULT_MASK (0x1 << 12)
+#define NV_SOR_STATE1_ASY_HSYNCPOL_POSITIVE_TRUE (0 << 12)
+#define NV_SOR_STATE1_ASY_HSYNCPOL_NEGATIVE_TRUE (1 << 12)
+#define NV_SOR_STATE1_ASY_PROTOCOL_SHIFT (8)
+#define NV_SOR_STATE1_ASY_PROTOCOL_DEFAULT_MASK (0xf << 8)
+#define NV_SOR_STATE1_ASY_PROTOCOL_LVDS_CUSTOM (0 << 8)
+#define NV_SOR_STATE1_ASY_PROTOCOL_DP_A (8 << 8)
+#define NV_SOR_STATE1_ASY_PROTOCOL_DP_B (9 << 8)
+#define NV_SOR_STATE1_ASY_PROTOCOL_CUSTOM (15 << 8)
+#define NV_SOR_STATE1_ASY_CRCMODE_SHIFT (6)
+#define NV_SOR_STATE1_ASY_CRCMODE_DEFAULT_MASK (0x3 << 6)
+#define NV_SOR_STATE1_ASY_CRCMODE_ACTIVE_RASTER (0 << 6)
+#define NV_SOR_STATE1_ASY_CRCMODE_COMPLETE_RASTER (1 << 6)
+#define NV_SOR_STATE1_ASY_CRCMODE_NON_ACTIVE_RASTER (2 << 6)
+#define NV_SOR_STATE1_ASY_SUBOWNER_SHIFT (4)
+#define NV_SOR_STATE1_ASY_SUBOWNER_DEFAULT_MASK (0x3 << 4)
+#define NV_SOR_STATE1_ASY_SUBOWNER_NONE (0 << 4)
+#define NV_SOR_STATE1_ASY_SUBOWNER_SUBHEAD0 (1 << 4)
+#define NV_SOR_STATE1_ASY_SUBOWNER_SUBHEAD1 (2 << 4)
+#define NV_SOR_STATE1_ASY_SUBOWNER_BOTH (3 << 4)
+#define NV_SOR_STATE1_ASY_OWNER_SHIFT (0)
+#define NV_SOR_STATE1_ASY_OWNER_DEFAULT_MASK (0xf)
+#define NV_SOR_STATE1_ASY_OWNER_NONE (0)
+#define NV_SOR_STATE1_ASY_OWNER_HEAD0 (1)
+#define NV_SOR_STATE1_ASY_OWNER_HEAD1 (2)
+#define NV_HEAD_STATE0(i) (0x5)
+#define NV_HEAD_STATE0_INTERLACED_SHIFT (4)
+#define NV_HEAD_STATE0_INTERLACED_DEFAULT_MASK (0x3 << 4)
+#define NV_HEAD_STATE0_INTERLACED_PROGRESSIVE (0 << 4)
+#define NV_HEAD_STATE0_INTERLACED_INTERLACED (1 << 4)
+#define NV_HEAD_STATE0_RANGECOMPRESS_SHIFT (3)
+#define NV_HEAD_STATE0_RANGECOMPRESS_DEFAULT_MASK (0x1 << 3)
+#define NV_HEAD_STATE0_RANGECOMPRESS_DISABLE (0 << 3)
+#define NV_HEAD_STATE0_RANGECOMPRESS_ENABLE (1 << 3)
+#define NV_HEAD_STATE0_DYNRANGE_SHIFT (2)
+#define NV_HEAD_STATE0_DYNRANGE_DEFAULT_MASK (0x1 << 2)
+#define NV_HEAD_STATE0_DYNRANGE_VESA (0 << 2)
+#define NV_HEAD_STATE0_DYNRANGE_CEA (1 << 2)
+#define NV_HEAD_STATE0_COLORSPACE_SHIFT (0)
+#define NV_HEAD_STATE0_COLORSPACE_DEFAULT_MASK (0x3)
+#define NV_HEAD_STATE0_COLORSPACE_RGB (0)
+#define NV_HEAD_STATE0_COLORSPACE_YUV_601 (1)
+#define NV_HEAD_STATE0_COLORSPACE_YUV_709 (2)
+#define NV_HEAD_STATE1(i) (0x7 + i)
+#define NV_HEAD_STATE1_VTOTAL_SHIFT (16)
+#define NV_HEAD_STATE1_VTOTAL_DEFAULT_MASK (0x7fff << 16)
+#define NV_HEAD_STATE1_HTOTAL_SHIFT (0)
+#define NV_HEAD_STATE1_HTOTAL_DEFAULT_MASK (0x7fff)
+#define NV_HEAD_STATE2(i) (0x9 + i)
+#define NV_HEAD_STATE2_VSYNC_END_SHIFT (16)
+#define NV_HEAD_STATE2_VSYNC_END_DEFAULT_MASK (0x7fff << 16)
+#define NV_HEAD_STATE2_HSYNC_END_SHIFT (0)
+#define NV_HEAD_STATE2_HSYNC_END_DEFAULT_MASK (0x7fff)
+#define NV_HEAD_STATE3(i) (0xb + i)
+#define NV_HEAD_STATE3_VBLANK_END_SHIFT (16)
+#define NV_HEAD_STATE3_VBLANK_END_DEFAULT_MASK (0x7fff << 16)
+#define NV_HEAD_STATE3_HBLANK_END_SHIFT (0)
+#define NV_HEAD_STATE3_HBLANK_END_DEFAULT_MASK (0x7fff)
+#define NV_HEAD_STATE4(i) (0xd + i)
+#define NV_HEAD_STATE4_VBLANK_START_SHIFT (16)
+#define NV_HEAD_STATE4_VBLANK_START_DEFAULT_MASK (0x7fff << 16)
+#define NV_HEAD_STATE4_HBLANK_START_SHIFT (0)
+#define NV_HEAD_STATE4_HBLANK_START_DEFAULT_MASK (0x7fff)
+#define NV_HEAD_STATE5(i) (0xf + i)
+#define NV_SOR_CRC_CNTRL (0x11)
+#define NV_SOR_CRC_CNTRL_ARM_CRC_ENABLE_SHIFT (0)
+#define NV_SOR_CRC_CNTRL_ARM_CRC_ENABLE_NO (0)
+#define NV_SOR_CRC_CNTRL_ARM_CRC_ENABLE_YES (1)
+#define NV_SOR_CRC_CNTRL_ARM_CRC_ENABLE_DIS (0)
+#define NV_SOR_CRC_CNTRL_ARM_CRC_ENABLE_EN (1)
+#define NV_SOR_CLK_CNTRL (0x13)
+#define NV_SOR_CLK_CNTRL_DP_CLK_SEL_SHIFT (0)
+#define NV_SOR_CLK_CNTRL_DP_CLK_SEL_MASK (0x3)
+#define NV_SOR_CLK_CNTRL_DP_CLK_SEL_SINGLE_PCLK (0)
+#define NV_SOR_CLK_CNTRL_DP_CLK_SEL_DIFF_PCLK (1)
+#define NV_SOR_CLK_CNTRL_DP_CLK_SEL_SINGLE_DPCLK (2)
+#define NV_SOR_CLK_CNTRL_DP_CLK_SEL_DIFF_DPCLK (3)
+#define NV_SOR_CLK_CNTRL_DP_LINK_SPEED_SHIFT (2)
+#define NV_SOR_CLK_CNTRL_DP_LINK_SPEED_MASK (0x1f << 2)
+#define NV_SOR_CLK_CNTRL_DP_LINK_SPEED_G1_62 (6 << 2)
+#define NV_SOR_CLK_CNTRL_DP_LINK_SPEED_G2_7 (10 << 2)
+#define NV_SOR_CLK_CNTRL_DP_LINK_SPEED_LVDS (7 << 2)
+#define NV_SOR_CAP (0x14)
+#define NV_SOR_CAP_DP_A_SHIFT (24)
+#define NV_SOR_CAP_DP_A_DEFAULT_MASK (0x1 << 24)
+#define NV_SOR_CAP_DP_A_FALSE (0 << 24)
+#define NV_SOR_CAP_DP_A_TRUE (1 << 24)
+#define NV_SOR_CAP_DP_B_SHIFT (25)
+#define NV_SOR_CAP_DP_B_DEFAULT_MASK (0x1 << 24)
+#define NV_SOR_CAP_DP_B_FALSE (0 << 24)
+#define NV_SOR_CAP_DP_B_TRUE (1 << 24)
+#define NV_SOR_PWR (0x15)
+#define NV_SOR_PWR_SETTING_NEW_SHIFT (31)
+#define NV_SOR_PWR_SETTING_NEW_DEFAULT_MASK (0x1 << 31)
+#define NV_SOR_PWR_SETTING_NEW_DONE (0 << 31)
+#define NV_SOR_PWR_SETTING_NEW_PENDING (1 << 31)
+#define NV_SOR_PWR_SETTING_NEW_TRIGGER (1 << 31)
+#define NV_SOR_PWR_MODE_SHIFT (28)
+#define NV_SOR_PWR_MODE_DEFAULT_MASK (0x1 << 28)
+#define NV_SOR_PWR_MODE_NORMAL (0 << 28)
+#define NV_SOR_PWR_MODE_SAFE (1 << 28)
+#define NV_SOR_PWR_HALT_DELAY_SHIFT (24)
+#define NV_SOR_PWR_HALT_DELAY_DEFAULT_MASK (0x1 << 24)
+#define NV_SOR_PWR_HALT_DELAY_DONE (0 << 24)
+#define NV_SOR_PWR_HALT_DELAY_ACTIVE (1 << 24)
+#define NV_SOR_PWR_SAFE_START_SHIFT (17)
+#define NV_SOR_PWR_SAFE_START_DEFAULT_MASK (0x1 << 17)
+#define NV_SOR_PWR_SAFE_START_NORMAL (0 << 17)
+#define NV_SOR_PWR_SAFE_START_ALT (1 << 17)
+#define NV_SOR_PWR_SAFE_STATE_SHIFT (16)
+#define NV_SOR_PWR_SAFE_STATE_DEFAULT_MASK (0x1 << 16)
+#define NV_SOR_PWR_SAFE_STATE_PD (0 << 16)
+#define NV_SOR_PWR_SAFE_STATE_PU (1 << 16)
+#define NV_SOR_PWR_NORMAL_START_SHIFT (1)
+#define NV_SOR_PWR_NORMAL_START_DEFAULT_MASK (0x1 << 1)
+#define NV_SOR_PWR_NORMAL_START_NORMAL (0 << 16)
+#define NV_SOR_PWR_NORMAL_START_ALT (1 << 16)
+#define NV_SOR_PWR_NORMAL_STATE_SHIFT (0)
+#define NV_SOR_PWR_NORMAL_STATE_DEFAULT_MASK (0x1)
+#define NV_SOR_PWR_NORMAL_STATE_PD (0)
+#define NV_SOR_PWR_NORMAL_STATE_PU (1)
+#define NV_SOR_TEST (0x16)
+#define NV_SOR_TEST_TESTMUX_SHIFT (24)
+#define NV_SOR_TEST_TESTMUX_DEFAULT_MASK (0xff << 24)
+#define NV_SOR_TEST_TESTMUX_AVSS (0 << 24)
+#define NV_SOR_TEST_TESTMUX_CLOCKIN (2 << 24)
+#define NV_SOR_TEST_TESTMUX_PLL_VOL (4 << 24)
+#define NV_SOR_TEST_TESTMUX_SLOWCLKINT (8 << 24)
+#define NV_SOR_TEST_TESTMUX_AVDD (16 << 24)
+#define NV_SOR_TEST_TESTMUX_VDDREG (32 << 24)
+#define NV_SOR_TEST_TESTMUX_REGREF_VDDREG (64 << 24)
+#define NV_SOR_TEST_TESTMUX_REGREF_AVDD (128 << 24)
+#define NV_SOR_TEST_CRC_SHIFT (23)
+#define NV_SOR_TEST_CRC_PRE_SERIALIZE (0 << 23)
+#define NV_SOR_TEST_CRC_POST_DESERIALIZE (1 << 23)
+#define NV_SOR_TEST_TPAT_SHIFT (20)
+#define NV_SOR_TEST_TPAT_DEFAULT_MASK (0x7 << 20)
+#define NV_SOR_TEST_TPAT_LO (0 << 20)
+#define NV_SOR_TEST_TPAT_TDAT (1 << 20)
+#define NV_SOR_TEST_TPAT_RAMP (2 << 20)
+#define NV_SOR_TEST_TPAT_WALK (3 << 20)
+#define NV_SOR_TEST_TPAT_MAXSTEP (4 << 20)
+#define NV_SOR_TEST_TPAT_MINSTEP (5 << 20)
+#define NV_SOR_TEST_DSRC_SHIFT (16)
+#define NV_SOR_TEST_DSRC_DEFAULT_MASK (0x3 << 16)
+#define NV_SOR_TEST_DSRC_NORMAL (0 << 16)
+#define NV_SOR_TEST_DSRC_DEBUG (1 << 16)
+#define NV_SOR_TEST_DSRC_TGEN (2 << 16)
+#define NV_SOR_TEST_HEAD_NUMBER_SHIFT (12)
+#define NV_SOR_TEST_HEAD_NUMBER_DEFAULT_MASK (0x3 << 12)
+#define NV_SOR_TEST_HEAD_NUMBER_NONE (0 << 12)
+#define NV_SOR_TEST_HEAD_NUMBER_HEAD0 (1 << 12)
+#define NV_SOR_TEST_HEAD_NUMBER_HEAD1 (2 << 12)
+#define NV_SOR_TEST_ATTACHED_SHIFT (10)
+#define NV_SOR_TEST_ATTACHED_DEFAULT_MASK (0x1 << 10)
+#define NV_SOR_TEST_ATTACHED_FALSE (0 << 10)
+#define NV_SOR_TEST_ATTACHED_TRUE (1 << 10)
+#define NV_SOR_TEST_ACT_HEAD_OPMODE_SHIFT (8)
+#define NV_SOR_TEST_ACT_HEAD_OPMODE_DEFAULT_MASK (0x3 << 8)
+#define NV_SOR_TEST_ACT_HEAD_OPMODE_SLEEP (0 << 8)
+#define NV_SOR_TEST_ACT_HEAD_OPMODE_SNOOZE (1 << 8)
+#define NV_SOR_TEST_ACT_HEAD_OPMODE_AWAKE (2 << 8)
+#define NV_SOR_TEST_INVD_SHIFT (6)
+#define NV_SOR_TEST_INVD_DISABLE (0 << 6)
+#define NV_SOR_TEST_INVD_ENABLE (1 << 6)
+#define NV_SOR_TEST_TEST_ENABLE_SHIFT (1)
+#define NV_SOR_TEST_TEST_ENABLE_DISABLE (0 << 1)
+#define NV_SOR_TEST_TEST_ENABLE_ENABLE (1 << 1)
+#define NV_SOR_PLL0 (0x17)
+#define NV_SOR_PLL0_ICHPMP_SHFIT (24)
+#define NV_SOR_PLL0_ICHPMP_DEFAULT_MASK (0xf << 24)
+#define NV_SOR_PLL0_VCOCAP_SHIFT (8)
+#define NV_SOR_PLL0_VCOCAP_DEFAULT_MASK (0xf << 8)
+#define NV_SOR_PLL0_PLLREG_LEVEL_SHIFT (6)
+#define NV_SOR_PLL0_PLLREG_LEVEL_DEFAULT_MASK (0x3 << 6)
+#define NV_SOR_PLL0_PLLREG_LEVEL_V25 (0 << 6)
+#define NV_SOR_PLL0_PLLREG_LEVEL_V15 (1 << 6)
+#define NV_SOR_PLL0_PLLREG_LEVEL_V35 (2 << 6)
+#define NV_SOR_PLL0_PLLREG_LEVEL_V45 (3 << 6)
+#define NV_SOR_PLL0_PULLDOWN_SHIFT (5)
+#define NV_SOR_PLL0_PULLDOWN_DEFAULT_MASK (0x1 << 5)
+#define NV_SOR_PLL0_PULLDOWN_DISABLE (0 << 5)
+#define NV_SOR_PLL0_PULLDOWN_ENABLE (1 << 5)
+#define NV_SOR_PLL0_RESISTORSEL_SHIFT (4)
+#define NV_SOR_PLL0_RESISTORSEL_DEFAULT_MASK (0x1 << 4)
+#define NV_SOR_PLL0_RESISTORSEL_INT (0 << 4)
+#define NV_SOR_PLL0_RESISTORSEL_EXT (1 << 4)
+#define NV_SOR_PLL0_VCOPD_SHIFT (2)
+#define NV_SOR_PLL0_VCOPD_MASK (1 << 2)
+#define NV_SOR_PLL0_VCOPD_RESCIND (0 << 2)
+#define NV_SOR_PLL0_VCOPD_ASSERT (1 << 2)
+#define NV_SOR_PLL0_PWR_SHIFT (0)
+#define NV_SOR_PLL0_PWR_MASK (1)
+#define NV_SOR_PLL0_PWR_ON (0)
+#define NV_SOR_PLL0_PWR_OFF (1)
+#define NV_SOR_PLL1_TMDS_TERM_SHIFT (8)
+#define NV_SOR_PLL1_TMDS_TERM_DISABLE (0 << 8)
+#define NV_SOR_PLL1_TMDS_TERM_ENABLE (1 << 8)
+#define NV_SOR_PLL1 (0x18)
+#define NV_SOR_PLL1_TERM_COMPOUT_SHIFT (15)
+#define NV_SOR_PLL1_TERM_COMPOUT_LOW (0 << 15)
+#define NV_SOR_PLL1_TERM_COMPOUT_HIGH (1 << 15)
+#define NV_SOR_PLL2 (0x19)
+#define NV_SOR_PLL2_DCIR_PLL_RESET_SHIFT (0)
+#define NV_SOR_PLL2_DCIR_PLL_RESET_OVERRIDE (0 << 0)
+#define NV_SOR_PLL2_DCIR_PLL_RESET_ALLOW (1 << 0)
+#define NV_SOR_PLL2_AUX1_SHIFT (17)
+#define NV_SOR_PLL2_AUX1_SEQ_MASK (1 << 17)
+#define NV_SOR_PLL2_AUX1_SEQ_PLLCAPPD_ALLOW (0 << 17)
+#define NV_SOR_PLL2_AUX1_SEQ_PLLCAPPD_OVERRIDE (1 << 17)
+#define NV_SOR_PLL2_AUX2_SHIFT (18)
+#define NV_SOR_PLL2_AUX2_MASK (1 << 18)
+#define NV_SOR_PLL2_AUX2_OVERRIDE_POWERDOWN (0 << 18)
+#define NV_SOR_PLL2_AUX2_ALLOW_POWERDOWN (1 << 18)
+#define NV_SOR_PLL2_AUX6_SHIFT (22)
+#define NV_SOR_PLL2_AUX6_BANDGAP_POWERDOWN_MASK (1 << 22)
+#define NV_SOR_PLL2_AUX6_BANDGAP_POWERDOWN_DISABLE (0 << 22)
+#define NV_SOR_PLL2_AUX6_BANDGAP_POWERDOWN_ENABLE (1 << 22)
+#define NV_SOR_PLL2_AUX7_SHIFT (23)
+#define NV_SOR_PLL2_AUX7_PORT_POWERDOWN_MASK (1 << 23)
+#define NV_SOR_PLL2_AUX7_PORT_POWERDOWN_DISABLE (0 << 23)
+#define NV_SOR_PLL2_AUX7_PORT_POWERDOWN_ENABLE (1 << 23)
+#define NV_SOR_PLL2_AUX8_SHIFT (24)
+#define NV_SOR_PLL2_AUX8_SEQ_PLLCAPPD_ENFORCE_MASK (1 << 24)
+#define NV_SOR_PLL2_AUX8_SEQ_PLLCAPPD_ENFORCE_DISABLE (0 << 24)
+#define NV_SOR_PLL2_AUX8_SEQ_PLLCAPPD_ENFORCE_ENABLE (1 << 24)
+#define NV_SOR_PLL2_AUX9_SHIFT (25)
+#define NV_SOR_PLL2_AUX9_LVDSEN_ALLOW (0 << 25)
+#define NV_SOR_PLL2_AUX9_LVDSEN_OVERRIDE (1 << 25)
+#define NV_SOR_PLL3 (0x1a)
+#define NV_SOR_PLL3_PLLVDD_MODE_SHIFT (13)
+#define NV_SOR_PLL3_PLLVDD_MODE_MASK (1 << 13)
+#define NV_SOR_PLL3_PLLVDD_MODE_V1_8 (0 << 13)
+#define NV_SOR_PLL3_PLLVDD_MODE_V3_3 (1 << 13)
+#define NV_SOR_CSTM (0x1b)
+#define NV_SOR_CSTM_ROTDAT_SHIFT (28)
+#define NV_SOR_CSTM_ROTDAT_DEFAULT_MASK (0x7 << 28)
+#define NV_SOR_CSTM_ROTCLK_SHIFT (24)
+#define NV_SOR_CSTM_ROTCLK_DEFAULT_MASK (0xf << 24)
+#define NV_SOR_CSTM_LVDS_EN_SHIFT (16)
+#define NV_SOR_CSTM_LVDS_EN_DISABLE (0 << 16)
+#define NV_SOR_CSTM_LVDS_EN_ENABLE (1 << 16)
+#define NV_SOR_CSTM_LINKACTB_SHIFT (15)
+#define NV_SOR_CSTM_LINKACTB_DISABLE (0 << 15)
+#define NV_SOR_CSTM_LINKACTB_ENABLE (1 << 15)
+#define NV_SOR_CSTM_LINKACTA_SHIFT (14)
+#define NV_SOR_CSTM_LINKACTA_DISABLE (0 << 14)
+#define NV_SOR_CSTM_LINKACTA_ENABLE (1 << 14)
+#define NV_SOR_LVDS (0x1c)
+#define NV_SOR_LVDS_ROTDAT_SHIFT (28)
+#define NV_SOR_LVDS_ROTDAT_DEFAULT_MASK (0x7 << 28)
+#define NV_SOR_LVDS_ROTDAT_RST (0 << 28)
+#define NV_SOR_LVDS_ROTCLK_SHIFT (24)
+#define NV_SOR_LVDS_ROTCLK_DEFAULT_MASK (0xf << 24)
+#define NV_SOR_LVDS_ROTCLK_RST (0 << 24)
+#define NV_SOR_LVDS_PLLDIV_SHIFT (21)
+#define NV_SOR_LVDS_PLLDIV_DEFAULT_MASK (0x1 << 21)
+#define NV_SOR_LVDS_PLLDIV_BY_7 (0 << 21)
+#define NV_SOR_LVDS_BALANCED_SHIFT (19)
+#define NV_SOR_LVDS_BALANCED_DEFAULT_MASK (0x1 << 19)
+#define NV_SOR_LVDS_BALANCED_DISABLE (0 << 19)
+#define NV_SOR_LVDS_BALANCED_ENABLE (1 << 19)
+#define NV_SOR_LVDS_NEW_MODE_SHIFT (18)
+#define NV_SOR_LVDS_NEW_MODE_DEFAULT_MASK (0x1 << 18)
+#define NV_SOR_LVDS_NEW_MODE_DISABLE (0 << 18)
+#define NV_SOR_LVDS_NEW_MODE_ENABLE (1 << 18)
+#define NV_SOR_LVDS_DUP_SYNC_SHIFT (17)
+#define NV_SOR_LVDS_DUP_SYNC_DEFAULT_MASK (0x1 << 17)
+#define NV_SOR_LVDS_DUP_SYNC_DISABLE (0 << 17)
+#define NV_SOR_LVDS_DUP_SYNC_ENABLE (1 << 17)
+#define NV_SOR_LVDS_LVDS_EN_SHIFT (16)
+#define NV_SOR_LVDS_LVDS_EN_DEFAULT_MASK (0x1 << 16)
+#define NV_SOR_LVDS_LVDS_EN_ENABLE (1 << 16)
+#define NV_SOR_LVDS_LINKACTB_SHIFT (15)
+#define NV_SOR_LVDS_LINKACTB_DEFAULT_MASK (0x1 << 15)
+#define NV_SOR_LVDS_LINKACTB_DISABLE (0 << 15)
+#define NV_SOR_LVDS_LINKACTB_ENABLE (1 << 15)
+#define NV_SOR_LVDS_LINKACTA_SHIFT (14)
+#define NV_SOR_LVDS_LINKACTA_DEFAULT_MASK (0x1 << 14)
+#define NV_SOR_LVDS_LINKACTA_ENABLE (1 << 14)
+#define NV_SOR_LVDS_MODE_SHIFT (12)
+#define NV_SOR_LVDS_MODE_DEFAULT_MASK (0x3 << 12)
+#define NV_SOR_LVDS_MODE_LVDS (0 << 12)
+#define NV_SOR_LVDS_UPPER_SHIFT (11)
+#define NV_SOR_LVDS_UPPER_DEFAULT_MASK (0x1 << 11)
+#define NV_SOR_LVDS_UPPER_FALSE (0 << 11)
+#define NV_SOR_LVDS_UPPER_TRUE (1 << 11)
+#define NV_SOR_LVDS_PD_TXCB_SHIFT (9)
+#define NV_SOR_LVDS_PD_TXCB_DEFAULT_MASK (0x1 << 9)
+#define NV_SOR_LVDS_PD_TXCB_ENABLE (0 << 9)
+#define NV_SOR_LVDS_PD_TXCB_DISABLE (1 << 9)
+#define NV_SOR_LVDS_PD_TXCA_SHIFT (8)
+#define NV_SOR_LVDS_PD_TXCA_DEFAULT_MASK (0x1 << 8)
+#define NV_SOR_LVDS_PD_TXCA_ENABLE (0 << 8)
+#define NV_SOR_LVDS_PD_TXDB_3_SHIFT (7)
+#define NV_SOR_LVDS_PD_TXDB_3_DEFAULT_MASK (0x1 << 7)
+#define NV_SOR_LVDS_PD_TXDB_3_ENABLE (0 << 7)
+#define NV_SOR_LVDS_PD_TXDB_3_DISABLE (1 << 7)
+#define NV_SOR_LVDS_PD_TXDB_2_SHIFT (6)
+#define NV_SOR_LVDS_PD_TXDB_2_DEFAULT_MASK (0x1 << 6)
+#define NV_SOR_LVDS_PD_TXDB_2_ENABLE (0 << 6)
+#define NV_SOR_LVDS_PD_TXDB_2_DISABLE (1 << 6)
+#define NV_SOR_LVDS_PD_TXDB_1_SHIFT (5)
+#define NV_SOR_LVDS_PD_TXDB_1_DEFAULT_MASK (0x1 << 5)
+#define NV_SOR_LVDS_PD_TXDB_1_ENABLE (0 << 5)
+#define NV_SOR_LVDS_PD_TXDB_1_DISABLE (1 << 5)
+#define NV_SOR_LVDS_PD_TXDB_0_SHIFT (4)
+#define NV_SOR_LVDS_PD_TXDB_0_DEFAULT_MASK (0x1 << 4)
+#define NV_SOR_LVDS_PD_TXDB_0_ENABLE (0 << 4)
+#define NV_SOR_LVDS_PD_TXDB_0_DISABLE (1 << 4)
+#define NV_SOR_LVDS_PD_TXDA_3_SHIFT (3)
+#define NV_SOR_LVDS_PD_TXDA_3_DEFAULT_MASK (0x1 << 3)
+#define NV_SOR_LVDS_PD_TXDA_3_ENABLE (0 << 3)
+#define NV_SOR_LVDS_PD_TXDA_3_DISABLE (1 << 3)
+#define NV_SOR_LVDS_PD_TXDA_2_SHIFT (2)
+#define NV_SOR_LVDS_PD_TXDA_2_DEFAULT_MASK (0x1 << 2)
+#define NV_SOR_LVDS_PD_TXDA_2_ENABLE (0 << 2)
+#define NV_SOR_LVDS_PD_TXDA_1_SHIFT (1)
+#define NV_SOR_LVDS_PD_TXDA_1_DEFAULT_MASK (0x1 << 1)
+#define NV_SOR_LVDS_PD_TXDA_1_ENABLE (0 << 1)
+#define NV_SOR_LVDS_PD_TXDA_0_SHIFT (0)
+#define NV_SOR_LVDS_PD_TXDA_0_DEFAULT_MASK (0x1)
+#define NV_SOR_LVDS_PD_TXDA_0_ENABLE (0)
+#define NV_SOR_CRCA (0x1d)
+#define NV_SOR_CRCA_VALID_FALSE (0)
+#define NV_SOR_CRCA_VALID_TRUE (1)
+#define NV_SOR_CRCA_VALID_RST (1)
+#define NV_SOR_CRCB (0x1e)
+#define NV_SOR_CRCB_CRC_DEFAULT_MASK (0xffffffff)
+#define NV_SOR_SEQ_CTL (0x20)
+#define NV_SOR_SEQ_CTL_SWITCH_SHIFT (30)
+#define NV_SOR_SEQ_CTL_SWITCH_MASK (0x1 << 30)
+#define NV_SOR_SEQ_CTL_SWITCH_WAIT (0 << 30)
+#define NV_SOR_SEQ_CTL_SWITCH_FORCE (1 << 30)
+#define NV_SOR_SEQ_CTL_STATUS_SHIFT (28)
+#define NV_SOR_SEQ_CTL_STATUS_MASK (0x1 << 28)
+#define NV_SOR_SEQ_CTL_STATUS_STOPPED (0 << 28)
+#define NV_SOR_SEQ_CTL_STATUS_RUNNING (1 << 28)
+#define NV_SOR_SEQ_CTL_PC_SHIFT (16)
+#define NV_SOR_SEQ_CTL_PC_MASK (0xf << 16)
+#define NV_SOR_SEQ_CTL_PD_PC_ALT_SHIFT (12)
+#define NV_SOR_SEQ_CTL_PD_PC_ALT_MASK (0xf << 12)
+#define NV_SOR_SEQ_CTL_PD_PC_SHIFT (8)
+#define NV_SOR_SEQ_CTL_PD_PC_MASK (0xf << 8)
+#define NV_SOR_SEQ_CTL_PU_PC_ALT_SHIFT (4)
+#define NV_SOR_SEQ_CTL_PU_PC_ALT_MASK (0xf << 4)
+#define NV_SOR_SEQ_CTL_PU_PC_SHIFT (0)
+#define NV_SOR_SEQ_CTL_PU_PC_MASK (0xf)
+#define NV_SOR_LANE_SEQ_CTL (0x21)
+#define NV_SOR_LANE_SEQ_CTL_SETTING_NEW_SHIFT (31)
+#define NV_SOR_LANE_SEQ_CTL_SETTING_MASK (1 << 31)
+#define NV_SOR_LANE_SEQ_CTL_SETTING_NEW_DONE (0 << 31)
+#define NV_SOR_LANE_SEQ_CTL_SETTING_NEW_PENDING (1 << 31)
+#define NV_SOR_LANE_SEQ_CTL_SETTING_NEW_TRIGGER (1 << 31)
+#define NV_SOR_LANE_SEQ_CTL_SEQ_STATE_SHIFT (28)
+#define NV_SOR_LANE_SEQ_CTL_SEQ_STATE_IDLE (0 << 28)
+#define NV_SOR_LANE_SEQ_CTL_SEQ_STATE_BUSY (1 << 28)
+#define NV_SOR_LANE_SEQ_CTL_SEQUENCE_SHIFT (20)
+#define NV_SOR_LANE_SEQ_CTL_SEQUENCE_UP (0 << 20)
+#define NV_SOR_LANE_SEQ_CTL_SEQUENCE_DOWN (1 << 20)
+#define NV_SOR_LANE_SEQ_CTL_NEW_POWER_STATE_SHIFT (16)
+#define NV_SOR_LANE_SEQ_CTL_NEW_POWER_STATE_PU (0 << 16)
+#define NV_SOR_LANE_SEQ_CTL_NEW_POWER_STATE_PD (1 << 16)
+#define NV_SOR_LANE_SEQ_CTL_DELAY_SHIFT (12)
+#define NV_SOR_LANE_SEQ_CTL_DELAY_DEFAULT_MASK (0xf << 12)
+#define NV_SOR_LANE_SEQ_CTL_LANE9_STATE_SHIFT (9)
+#define NV_SOR_LANE_SEQ_CTL_LANE9_STATE_POWERUP (0 << 9)
+#define NV_SOR_LANE_SEQ_CTL_LANE9_STATE_POWERDOWN (1 << 9)
+#define NV_SOR_LANE_SEQ_CTL_LANE8_STATE_SHIFT (8)
+#define NV_SOR_LANE_SEQ_CTL_LANE8_STATE_POWERUP (0 << 8)
+#define NV_SOR_LANE_SEQ_CTL_LANE8_STATE_POWERDOWN (1 << 8)
+#define NV_SOR_LANE_SEQ_CTL_LANE7_STATE_SHIFT (7)
+#define NV_SOR_LANE_SEQ_CTL_LANE7_STATE_POWERUP (0 << 7)
+#define NV_SOR_LANE_SEQ_CTL_LANE7_STATE_POWERDOWN (1 << 7)
+#define NV_SOR_LANE_SEQ_CTL_LANE6_STATE_SHIFT (6)
+#define NV_SOR_LANE_SEQ_CTL_LANE6_STATE_POWERUP (0 << 6)
+#define NV_SOR_LANE_SEQ_CTL_LANE6_STATE_POWERDOWN (1 << 6)
+#define NV_SOR_LANE_SEQ_CTL_LANE5_STATE_SHIFT (5)
+#define NV_SOR_LANE_SEQ_CTL_LANE5_STATE_POWERUP (0 << 5)
+#define NV_SOR_LANE_SEQ_CTL_LANE5_STATE_POWERDOWN (1 << 5)
+#define NV_SOR_LANE_SEQ_CTL_LANE4_STATE_SHIFT (4)
+#define NV_SOR_LANE_SEQ_CTL_LANE4_STATE_POWERUP (0 << 4)
+#define NV_SOR_LANE_SEQ_CTL_LANE4_STATE_POWERDOWN (1 << 4)
+#define NV_SOR_LANE_SEQ_CTL_LANE3_STATE_SHIFT (3)
+#define NV_SOR_LANE_SEQ_CTL_LANE3_STATE_POWERUP (0 << 3)
+#define NV_SOR_LANE_SEQ_CTL_LANE3_STATE_POWERDOWN (1 << 3)
+#define NV_SOR_LANE_SEQ_CTL_LANE2_STATE_SHIFT (2)
+#define NV_SOR_LANE_SEQ_CTL_LANE2_STATE_POWERUP (0 << 2)
+#define NV_SOR_LANE_SEQ_CTL_LANE2_STATE_POWERDOWN (1 << 2)
+#define NV_SOR_LANE_SEQ_CTL_LANE1_STATE_SHIFT (1)
+#define NV_SOR_LANE_SEQ_CTL_LANE1_STATE_POWERUP (0 << 1)
+#define NV_SOR_LANE_SEQ_CTL_LANE1_STATE_POWERDOWN (1 << 1)
+#define NV_SOR_LANE_SEQ_CTL_LANE0_STATE_SHIFT (0)
+#define NV_SOR_LANE_SEQ_CTL_LANE0_STATE_POWERUP (0)
+#define NV_SOR_LANE_SEQ_CTL_LANE0_STATE_POWERDOWN (1)
+#define NV_SOR_SEQ_INST(i) (0x22 + i)
+#define NV_SOR_SEQ_INST_PLL_PULLDOWN_SHIFT (31)
+#define NV_SOR_SEQ_INST_PLL_PULLDOWN_DISABLE (0 << 31)
+#define NV_SOR_SEQ_INST_PLL_PULLDOWN_ENABLE (1 << 31)
+#define NV_SOR_SEQ_INST_POWERDOWN_MACRO_SHIFT (30)
+#define NV_SOR_SEQ_INST_POWERDOWN_MACRO_NORMAL (0 << 30)
+#define NV_SOR_SEQ_INST_POWERDOWN_MACRO_POWERDOWN (1 << 30)
+#define NV_SOR_SEQ_INST_ASSERT_PLL_RESET_SHIFT (29)
+#define NV_SOR_SEQ_INST_ASSERT_PLL_RESET_NORMAL (0 << 29)
+#define NV_SOR_SEQ_INST_ASSERT_PLL_RESET_RST (1 << 29)
+#define NV_SOR_SEQ_INST_BLANK_V_SHIFT (28)
+#define NV_SOR_SEQ_INST_BLANK_V_NORMAL (0 << 28)
+#define NV_SOR_SEQ_INST_BLANK_V_INACTIVE (1 << 28)
+#define NV_SOR_SEQ_INST_BLANK_H_SHIFT (27)
+#define NV_SOR_SEQ_INST_BLANK_H_NORMAL (0 << 27)
+#define NV_SOR_SEQ_INST_BLANK_H_INACTIVE (1 << 27)
+#define NV_SOR_SEQ_INST_BLANK_DE_SHIFT (26)
+#define NV_SOR_SEQ_INST_BLANK_DE_NORMAL (0 << 26)
+#define NV_SOR_SEQ_INST_BLANK_DE_INACTIVE (1 << 26)
+#define NV_SOR_SEQ_INST_BLACK_DATA_SHIFT (25)
+#define NV_SOR_SEQ_INST_BLACK_DATA_NORMAL (0 << 25)
+#define NV_SOR_SEQ_INST_BLACK_DATA_BLACK (1 << 25)
+#define NV_SOR_SEQ_INST_TRISTATE_IOS_SHIFT (24)
+#define NV_SOR_SEQ_INST_TRISTATE_IOS_ENABLE_PINS (0 << 24)
+#define NV_SOR_SEQ_INST_TRISTATE_IOS_TRISTATE (1 << 24)
+#define NV_SOR_SEQ_INST_DRIVE_PWM_OUT_LO_SHIFT (23)
+#define NV_SOR_SEQ_INST_DRIVE_PWM_OUT_LO_FALSE (0 << 23)
+#define NV_SOR_SEQ_INST_DRIVE_PWM_OUT_LO_TRUE (1 << 23)
+#define NV_SOR_SEQ_INST_PIN_B_SHIFT (22)
+#define NV_SOR_SEQ_INST_PIN_B_LOW (0 << 22)
+#define NV_SOR_SEQ_INST_PIN_B_HIGH (1 << 22)
+#define NV_SOR_SEQ_INST_PIN_A_SHIFT (21)
+#define NV_SOR_SEQ_INST_PIN_A_LOW (0 << 21)
+#define NV_SOR_SEQ_INST_PIN_A_HIGH (1 << 21)
+#define NV_SOR_SEQ_INST_SEQUENCE_SHIFT (19)
+#define NV_SOR_SEQ_INST_SEQUENCE_UP (0 << 19)
+#define NV_SOR_SEQ_INST_SEQUENCE_DOWN (1 << 19)
+#define NV_SOR_SEQ_INST_LANE_SEQ_SHIFT (18)
+#define NV_SOR_SEQ_INST_LANE_SEQ_STOP (0 << 18)
+#define NV_SOR_SEQ_INST_LANE_SEQ_RUN (1 << 18)
+#define NV_SOR_SEQ_INST_PDPORT_SHIFT (17)
+#define NV_SOR_SEQ_INST_PDPORT_NO (0 << 17)
+#define NV_SOR_SEQ_INST_PDPORT_YES (1 << 17)
+#define NV_SOR_SEQ_INST_PDPLL_SHIFT (16)
+#define NV_SOR_SEQ_INST_PDPLL_NO (0 << 16)
+#define NV_SOR_SEQ_INST_PDPLL_YES (1 << 16)
+#define NV_SOR_SEQ_INST_HALT_SHIFT (15)
+#define NV_SOR_SEQ_INST_HALT_FALSE (0 << 15)
+#define NV_SOR_SEQ_INST_HALT_TRUE (1 << 15)
+#define NV_SOR_SEQ_INST_WAIT_UNITS_SHIFT (12)
+#define NV_SOR_SEQ_INST_WAIT_UNITS_DEFAULT_MASK (0x3 << 12)
+#define NV_SOR_SEQ_INST_WAIT_UNITS_US (0 << 12)
+#define NV_SOR_SEQ_INST_WAIT_UNITS_MS (1 << 12)
+#define NV_SOR_SEQ_INST_WAIT_UNITS_VSYNC (2 << 12)
+#define NV_SOR_SEQ_INST_WAIT_TIME_SHIFT (0)
+#define NV_SOR_SEQ_INST_WAIT_TIME_DEFAULT_MASK (0x3ff)
+#define NV_SOR_PWM_DIV (0x32)
+#define NV_SOR_PWM_DIV_DIVIDE_DEFAULT_MASK (0xffffff)
+#define NV_SOR_PWM_CTL (0x33)
+#define NV_SOR_PWM_CTL_SETTING_NEW_SHIFT (31)
+#define NV_SOR_PWM_CTL_SETTING_NEW_DONE (0 << 31)
+#define NV_SOR_PWM_CTL_SETTING_NEW_PENDING (1 << 31)
+#define NV_SOR_PWM_CTL_SETTING_NEW_TRIGGER (1 << 31)
+#define NV_SOR_PWM_CTL_CLKSEL_SHIFT (30)
+#define NV_SOR_PWM_CTL_CLKSEL_PCLK (0 << 30)
+#define NV_SOR_PWM_CTL_CLKSEL_XTAL (1 << 30)
+#define NV_SOR_PWM_CTL_DUTY_CYCLE_SHIFT (0)
+#define NV_SOR_PWM_CTL_DUTY_CYCLE_MASK (0xffffff)
+#define NV_SOR_MSCHECK (0x49)
+#define NV_SOR_MSCHECK_CTL_SHIFT (31)
+#define NV_SOR_MSCHECK_CTL_CLEAR (0 << 31)
+#define NV_SOR_MSCHECK_CTL_RUN (1 << 31)
+#define NV_SOR_XBAR_CTRL (0x4a)
+#define NV_SOR_DP_LINKCTL(i) (0x4c + (i))
+#define NV_SOR_DP_LINKCTL_FORCE_IDLEPTTRN_SHIFT (31)
+#define NV_SOR_DP_LINKCTL_FORCE_IDLEPTTRN_NO (0 << 31)
+#define NV_SOR_DP_LINKCTL_FORCE_IDLEPTTRN_YES (1 << 31)
+#define NV_SOR_DP_LINKCTL_COMPLIANCEPTTRN_SHIFT (28)
+#define NV_SOR_DP_LINKCTL_COMPLIANCEPTTRN_NOPATTERN (0 << 28)
+#define NV_SOR_DP_LINKCTL_COMPLIANCEPTTRN_COLORSQARE (1 << 28)
+#define NV_SOR_DP_LINKCTL_LANECOUNT_SHIFT (16)
+#define NV_SOR_DP_LINKCTL_LANECOUNT_MASK (0x1f << 16)
+#define NV_SOR_DP_LINKCTL_LANECOUNT_ZERO (0 << 16)
+#define NV_SOR_DP_LINKCTL_LANECOUNT_ONE (1 << 16)
+#define NV_SOR_DP_LINKCTL_LANECOUNT_TWO (3 << 16)
+#define NV_SOR_DP_LINKCTL_LANECOUNT_FOUR (15 << 16)
+#define NV_SOR_DP_LINKCTL_ENHANCEDFRAME_SHIFT (14)
+#define NV_SOR_DP_LINKCTL_ENHANCEDFRAME_DISABLE (0 << 14)
+#define NV_SOR_DP_LINKCTL_ENHANCEDFRAME_ENABLE (1 << 14)
+#define NV_SOR_DP_LINKCTL_SYNCMODE_SHIFT (10)
+#define NV_SOR_DP_LINKCTL_SYNCMODE_DISABLE (0 << 10)
+#define NV_SOR_DP_LINKCTL_SYNCMODE_ENABLE (1 << 10)
+#define NV_SOR_DP_LINKCTL_TUSIZE_SHIFT (2)
+#define NV_SOR_DP_LINKCTL_TUSIZE_MASK (0x7f << 2)
+#define NV_SOR_DP_LINKCTL_ENABLE_SHIFT (0)
+#define NV_SOR_DP_LINKCTL_ENABLE_NO (0)
+#define NV_SOR_DP_LINKCTL_ENABLE_YES (1)
+#define NV_SOR_DC(i) (0x4e + (i))
+#define NV_SOR_DC_LANE3_DP_LANE3_SHIFT (24)
+#define NV_SOR_DC_LANE3_DP_LANE3_MASK (0xff << 24)
+#define NV_SOR_DC_LANE3_DP_LANE3_P0_LEVEL0 (17 << 24)
+#define NV_SOR_DC_LANE3_DP_LANE3_P1_LEVEL0 (21 << 24)
+#define NV_SOR_DC_LANE3_DP_LANE3_P2_LEVEL0 (26 << 24)
+#define NV_SOR_DC_LANE3_DP_LANE3_P3_LEVEL0 (34 << 24)
+#define NV_SOR_DC_LANE3_DP_LANE3_P0_LEVEL1 (26 << 24)
+#define NV_SOR_DC_LANE3_DP_LANE3_P1_LEVEL1 (32 << 24)
+#define NV_SOR_DC_LANE3_DP_LANE3_P2_LEVEL1 (39 << 24)
+#define NV_SOR_DC_LANE3_DP_LANE3_P0_LEVEL2 (34 << 24)
+#define NV_SOR_DC_LANE3_DP_LANE3_P1_LEVEL2 (43 << 24)
+#define NV_SOR_DC_LANE3_DP_LANE3_P0_LEVEL3 (51 << 24)
+#define NV_SOR_DC_LANE2_DP_LANE0_SHIFT (16)
+#define NV_SOR_DC_LANE2_DP_LANE0_MASK (0xff << 16)
+#define NV_SOR_DC_LANE2_DP_LANE0_P0_LEVEL0 (17 << 16)
+#define NV_SOR_DC_LANE2_DP_LANE0_P1_LEVEL0 (21 << 16)
+#define NV_SOR_DC_LANE2_DP_LANE0_P2_LEVEL0 (26 << 16)
+#define NV_SOR_DC_LANE2_DP_LANE0_P3_LEVEL0 (34 << 16)
+#define NV_SOR_DC_LANE2_DP_LANE0_P0_LEVEL1 (26 << 16)
+#define NV_SOR_DC_LANE2_DP_LANE0_P1_LEVEL1 (32 << 16)
+#define NV_SOR_DC_LANE2_DP_LANE0_P2_LEVEL1 (39 << 16)
+#define NV_SOR_DC_LANE2_DP_LANE0_P0_LEVEL2 (34 << 16)
+#define NV_SOR_DC_LANE2_DP_LANE0_P1_LEVEL2 (43 << 16)
+#define NV_SOR_DC_LANE2_DP_LANE0_P0_LEVEL3 (51 << 16)
+#define NV_SOR_DC_LANE1_DP_LANE1_SHIFT (8)
+#define NV_SOR_DC_LANE1_DP_LANE1_MASK (0xff << 8)
+#define NV_SOR_DC_LANE1_DP_LANE1_P0_LEVEL0 (17 << 8)
+#define NV_SOR_DC_LANE1_DP_LANE1_P1_LEVEL0 (21 << 8)
+#define NV_SOR_DC_LANE1_DP_LANE1_P2_LEVEL0 (26 << 8)
+#define NV_SOR_DC_LANE1_DP_LANE1_P3_LEVEL0 (34 << 8)
+#define NV_SOR_DC_LANE1_DP_LANE1_P0_LEVEL1 (26 << 8)
+#define NV_SOR_DC_LANE1_DP_LANE1_P1_LEVEL1 (32 << 8)
+#define NV_SOR_DC_LANE1_DP_LANE1_P2_LEVEL1 (39 << 8)
+#define NV_SOR_DC_LANE1_DP_LANE1_P0_LEVEL2 (34 << 8)
+#define NV_SOR_DC_LANE1_DP_LANE1_P1_LEVEL2 (43 << 8)
+#define NV_SOR_DC_LANE1_DP_LANE1_P0_LEVEL3 (51 << 8)
+#define NV_SOR_DC_LANE0_DP_LANE2_SHIFT (0)
+#define NV_SOR_DC_LANE0_DP_LANE2_MASK (0xff)
+#define NV_SOR_DC_LANE0_DP_LANE2_P0_LEVEL0 (17)
+#define NV_SOR_DC_LANE0_DP_LANE2_P1_LEVEL0 (21)
+#define NV_SOR_DC_LANE0_DP_LANE2_P2_LEVEL0 (26)
+#define NV_SOR_DC_LANE0_DP_LANE2_P3_LEVEL0 (34)
+#define NV_SOR_DC_LANE0_DP_LANE2_P0_LEVEL1 (26)
+#define NV_SOR_DC_LANE0_DP_LANE2_P1_LEVEL1 (32)
+#define NV_SOR_DC_LANE0_DP_LANE2_P2_LEVEL1 (39)
+#define NV_SOR_DC_LANE0_DP_LANE2_P0_LEVEL2 (34)
+#define NV_SOR_DC_LANE0_DP_LANE2_P1_LEVEL2 (43)
+#define NV_SOR_DC_LANE0_DP_LANE2_P0_LEVEL3 (51)
+#define NV_SOR_LANE_DRIVE_CURRENT(i) (0x4e + (i))
+#define NV_SOR_PR(i) (0x52 + (i))
+#define NV_SOR_PR_LANE3_DP_LANE3_SHIFT (24)
+#define NV_SOR_PR_LANE3_DP_LANE3_MASK (0xff << 24)
+#define NV_SOR_PR_LANE3_DP_LANE3_D0_LEVEL0 (0 << 24)
+#define NV_SOR_PR_LANE3_DP_LANE3_D1_LEVEL0 (0 << 24)
+#define NV_SOR_PR_LANE3_DP_LANE3_D2_LEVEL0 (0 << 24)
+#define NV_SOR_PR_LANE3_DP_LANE3_D3_LEVEL0 (0 << 24)
+#define NV_SOR_PR_LANE3_DP_LANE3_D0_LEVEL1 (4 << 24)
+#define NV_SOR_PR_LANE3_DP_LANE3_D1_LEVEL1 (6 << 24)
+#define NV_SOR_PR_LANE3_DP_LANE3_D2_LEVEL1 (17 << 24)
+#define NV_SOR_PR_LANE3_DP_LANE3_D0_LEVEL2 (8 << 24)
+#define NV_SOR_PR_LANE3_DP_LANE3_D1_LEVEL2 (13 << 24)
+#define NV_SOR_PR_LANE3_DP_LANE3_D0_LEVEL3 (17 << 24)
+#define NV_SOR_PR_LANE2_DP_LANE0_SHIFT (16)
+#define NV_SOR_PR_LANE2_DP_LANE0_MASK (0xff << 16)
+#define NV_SOR_PR_LANE2_DP_LANE0_D0_LEVEL0 (0 << 16)
+#define NV_SOR_PR_LANE2_DP_LANE0_D1_LEVEL0 (0 << 16)
+#define NV_SOR_PR_LANE2_DP_LANE0_D2_LEVEL0 (0 << 16)
+#define NV_SOR_PR_LANE2_DP_LANE0_D3_LEVEL0 (0 << 16)
+#define NV_SOR_PR_LANE2_DP_LANE0_D0_LEVEL1 (4 << 16)
+#define NV_SOR_PR_LANE2_DP_LANE0_D1_LEVEL1 (6 << 16)
+#define NV_SOR_PR_LANE2_DP_LANE0_D2_LEVEL1 (17 << 16)
+#define NV_SOR_PR_LANE2_DP_LANE0_D0_LEVEL2 (8 << 16)
+#define NV_SOR_PR_LANE2_DP_LANE0_D1_LEVEL2 (13 << 16)
+#define NV_SOR_PR_LANE2_DP_LANE0_D0_LEVEL3 (17 << 16)
+#define NV_SOR_PR_LANE1_DP_LANE1_SHIFT (8)
+#define NV_SOR_PR_LANE1_DP_LANE1_MASK (0xff >> 8)
+#define NV_SOR_PR_LANE1_DP_LANE1_D0_LEVEL0 (0 >> 8)
+#define NV_SOR_PR_LANE1_DP_LANE1_D1_LEVEL0 (0 >> 8)
+#define NV_SOR_PR_LANE1_DP_LANE1_D2_LEVEL0 (0 >> 8)
+#define NV_SOR_PR_LANE1_DP_LANE1_D3_LEVEL0 (0 >> 8)
+#define NV_SOR_PR_LANE1_DP_LANE1_D0_LEVEL1 (4 >> 8)
+#define NV_SOR_PR_LANE1_DP_LANE1_D1_LEVEL1 (6 >> 8)
+#define NV_SOR_PR_LANE1_DP_LANE1_D2_LEVEL1 (17 >> 8)
+#define NV_SOR_PR_LANE1_DP_LANE1_D0_LEVEL2 (8 >> 8)
+#define NV_SOR_PR_LANE1_DP_LANE1_D1_LEVEL2 (13 >> 8)
+#define NV_SOR_PR_LANE1_DP_LANE1_D0_LEVEL3 (17 >> 8)
+#define NV_SOR_PR_LANE0_DP_LANE2_SHIFT (0)
+#define NV_SOR_PR_LANE0_DP_LANE2_MASK (0xff)
+#define NV_SOR_PR_LANE0_DP_LANE2_D0_LEVEL0 (0)
+#define NV_SOR_PR_LANE0_DP_LANE2_D1_LEVEL0 (0)
+#define NV_SOR_PR_LANE0_DP_LANE2_D2_LEVEL0 (0)
+#define NV_SOR_PR_LANE0_DP_LANE2_D3_LEVEL0 (0)
+#define NV_SOR_PR_LANE0_DP_LANE2_D0_LEVEL1 (4)
+#define NV_SOR_PR_LANE0_DP_LANE2_D1_LEVEL1 (6)
+#define NV_SOR_PR_LANE0_DP_LANE2_D2_LEVEL1 (17)
+#define NV_SOR_PR_LANE0_DP_LANE2_D0_LEVEL2 (8)
+#define NV_SOR_PR_LANE0_DP_LANE2_D1_LEVEL2 (13)
+#define NV_SOR_PR_LANE0_DP_LANE2_D0_LEVEL3 (17)
+#define NV_SOR_LANE4_PREEMPHASIS(i) (0x54 + (i))
+#define NV_SOR_POSTCURSOR(i) (0x56 + (i))
+#define NV_SOR_DP_CONFIG(i) (0x58 + (i))
+#define NV_SOR_DP_CONFIG_RD_RESET_VAL_SHIFT (31)
+#define NV_SOR_DP_CONFIG_RD_RESET_VAL_POSITIVE (0 << 31)
+#define NV_SOR_DP_CONFIG_RD_RESET_VAL_NEGATIVE (1 << 31)
+#define NV_SOR_DP_CONFIG_IDLE_BEFORE_ATTACH_SHIFT (28)
+#define NV_SOR_DP_CONFIG_IDLE_BEFORE_ATTACH_DISABLE (0 << 28)
+#define NV_SOR_DP_CONFIG_IDLE_BEFORE_ATTACH_ENABLE (1 << 28)
+#define NV_SOR_DP_CONFIG_ACTIVESYM_CNTL_SHIFT (26)
+#define NV_SOR_DP_CONFIG_ACTIVESYM_CNTL_DISABLE (0 << 26)
+#define NV_SOR_DP_CONFIG_ACTIVESYM_CNTL_ENABLE (1 << 26)
+#define NV_SOR_DP_CONFIG_ACTIVESYM_POLARITY_SHIFT (24)
+#define NV_SOR_DP_CONFIG_ACTIVESYM_POLARITY_NEGATIVE (0 << 24)
+#define NV_SOR_DP_CONFIG_ACTIVESYM_POLARITY_POSITIVE (1 << 24)
+#define NV_SOR_DP_CONFIG_ACTIVESYM_FRAC_SHIFT (16)
+#define NV_SOR_DP_CONFIG_ACTIVESYM_FRAC_MASK (0xf << 16)
+#define NV_SOR_DP_CONFIG_ACTIVESYM_COUNT_SHIFT (8)
+#define NV_SOR_DP_CONFIG_ACTIVESYM_COUNT_MASK (0x7f << 8)
+#define NV_SOR_DP_CONFIG_WATERMARK_SHIFT (0)
+#define NV_SOR_DP_CONFIG_WATERMARK_MASK (0x3f)
+#define NV_SOR_DP_MN(i) (0x5a + i)
+#define NV_SOR_DP_MN_M_MOD_SHIFT (30)
+#define NV_SOR_DP_MN_M_MOD_DEFAULT_MASK (0x3 << 30)
+#define NV_SOR_DP_MN_M_MOD_NONE (0 << 30)
+#define NV_SOR_DP_MN_M_MOD_INC (1 << 30)
+#define NV_SOR_DP_MN_M_MOD_DEC (2 << 30)
+#define NV_SOR_DP_MN_M_DELTA_SHIFT (24)
+#define NV_SOR_DP_MN_M_DELTA_DEFAULT_MASK (0xf << 24)
+#define NV_SOR_DP_MN_N_VAL_SHIFT (0)
+#define NV_SOR_DP_MN_N_VAL_DEFAULT_MASK (0xffffff)
+#define NV_SOR_DP_PADCTL(i) (0x5c + (i))
+#define NV_SOR_DP_PADCTL_SPARE_SHIFT (25)
+#define NV_SOR_DP_PADCTL_SPARE_DEFAULT_MASK (0x7f << 25)
+#define NV_SOR_DP_PADCTL_VCO_2X_SHIFT (24)
+#define NV_SOR_DP_PADCTL_VCO_2X_DISABLE (0 << 24)
+#define NV_SOR_DP_PADCTL_VCO_2X_ENABLE (1 << 24)
+#define NV_SOR_DP_PADCTL_PAD_CAL_PD_SHIFT (23)
+#define NV_SOR_DP_PADCTL_PAD_CAL_PD_POWERUP (0 << 23)
+#define NV_SOR_DP_PADCTL_PAD_CAL_PD_POWERDOWN (1 << 23)
+#define NV_SOR_DP_PADCTL_TX_PU_SHIFT (22)
+#define NV_SOR_DP_PADCTL_TX_PU_DISABLE (0 << 22)
+#define NV_SOR_DP_PADCTL_TX_PU_ENABLE (1 << 22)
+#define NV_SOR_DP_PADCTL_TX_PU_MASK (1 << 22)
+#define NV_SOR_DP_PADCTL_REG_CTRL_SHIFT (20)
+#define NV_SOR_DP_PADCTL_REG_CTRL_DEFAULT_MASK (0x3 << 20)
+#define NV_SOR_DP_PADCTL_VCMMODE_SHIFT (16)
+#define NV_SOR_DP_PADCTL_VCMMODE_DEFAULT_MASK (0xf << 16)
+#define NV_SOR_DP_PADCTL_VCMMODE_TRISTATE (0 << 16)
+#define NV_SOR_DP_PADCTL_VCMMODE_TEST_MUX (1 << 16)
+#define NV_SOR_DP_PADCTL_VCMMODE_WEAK_PULLDOWN (2 << 16)
+#define NV_SOR_DP_PADCTL_VCMMODE_STRONG_PULLDOWN (4 << 16)
+#define NV_SOR_DP_PADCTL_TX_PU_VALUE_SHIFT (8)
+#define NV_SOR_DP_PADCTL_TX_PU_VALUE_DEFAULT_MASK (0xff << 8)
+#define NV_SOR_DP_PADCTL_COMODE_TXD_3_DP_TXD_3_SHIFT (7)
+#define NV_SOR_DP_PADCTL_COMODE_TXD_3_DP_TXD_3_DISABLE (0 << 7)
+#define NV_SOR_DP_PADCTL_COMODE_TXD_3_DP_TXD_3_ENABLE (1 << 7)
+#define NV_SOR_DP_PADCTL_COMODE_TXD_2_DP_TXD_0_SHIFT (6)
+#define NV_SOR_DP_PADCTL_COMODE_TXD_2_DP_TXD_0_DISABLE (0 << 6)
+#define NV_SOR_DP_PADCTL_COMODE_TXD_2_DP_TXD_0_ENABLE (1 << 6)
+#define NV_SOR_DP_PADCTL_COMODE_TXD_1_DP_TXD_1_SHIFT (5)
+#define NV_SOR_DP_PADCTL_COMODE_TXD_1_DP_TXD_1_DISABLE (0 << 5)
+#define NV_SOR_DP_PADCTL_COMODE_TXD_1_DP_TXD_1_ENABLE (1 << 5)
+#define NV_SOR_DP_PADCTL_COMODE_TXD_0_DP_TXD_2_SHIFT (4)
+#define NV_SOR_DP_PADCTL_COMODE_TXD_0_DP_TXD_2_DISABLE (0 << 4)
+#define NV_SOR_DP_PADCTL_COMODE_TXD_0_DP_TXD_2_ENABLE (1 << 4)
+#define NV_SOR_DP_PADCTL_PD_TXD_3_SHIFT (3)
+#define NV_SOR_DP_PADCTL_PD_TXD_3_YES (0 << 3)
+#define NV_SOR_DP_PADCTL_PD_TXD_3_NO (1 << 3)
+#define NV_SOR_DP_PADCTL_PD_TXD_0_SHIFT (2)
+#define NV_SOR_DP_PADCTL_PD_TXD_0_YES (0 << 2)
+#define NV_SOR_DP_PADCTL_PD_TXD_0_NO (1 << 2)
+#define NV_SOR_DP_PADCTL_PD_TXD_1_SHIFT (1)
+#define NV_SOR_DP_PADCTL_PD_TXD_1_YES (0 << 1)
+#define NV_SOR_DP_PADCTL_PD_TXD_1_NO (1 << 1)
+#define NV_SOR_DP_PADCTL_PD_TXD_2_SHIFT (0)
+#define NV_SOR_DP_PADCTL_PD_TXD_2_YES (0)
+#define NV_SOR_DP_PADCTL_PD_TXD_2_NO (1)
+#define NV_SOR_DP_DEBUG(i) (0x5e + i)
+#define NV_SOR_DP_SPARE(i) (0x60 + (i))
+#define NV_SOR_DP_SPARE_REG_SHIFT (3)
+#define NV_SOR_DP_SPARE_REG_DEFAULT_MASK (0x1fffffff << 3)
+#define NV_SOR_DP_SPARE_SOR_CLK_SEL_SHIFT (2)
+#define NV_SOR_DP_SPARE_SOR_CLK_SEL_DEFAULT_MASK (0x1 << 2)
+#define NV_SOR_DP_SPARE_SOR_CLK_SEL_SAFE_SORCLK (0 << 2)
+#define NV_SOR_DP_SPARE_SOR_CLK_SEL_MACRO_SORCLK (1 << 2)
+#define NV_SOR_DP_SPARE_PANEL_SHIFT (1)
+#define NV_SOR_DP_SPARE_PANEL_EXTERNAL (0 << 1)
+#define NV_SOR_DP_SPARE_PANEL_INTERNAL (1 << 1)
+#define NV_SOR_DP_SPARE_SEQ_ENABLE_SHIFT (0)
+#define NV_SOR_DP_SPARE_SEQ_ENABLE_NO (0)
+#define NV_SOR_DP_SPARE_SEQ_ENABLE_YES (1)
+#define NV_SOR_DP_AUDIO_CTRL (0x62)
+#define NV_SOR_DP_AUDIO_HBLANK_SYMBOLS (0x63)
+#define NV_SOR_DP_AUDIO_HBLANK_SYMBOLS_MASK (0x1ffff)
+#define NV_SOR_DP_AUDIO_HBLANK_SYMBOLS_VALUE_SHIFT (0)
+#define NV_SOR_DP_AUDIO_VBLANK_SYMBOLS (0x64)
+#define NV_SOR_DP_AUDIO_VBLANK_SYMBOLS_MASK (0x1ffff)
+#define NV_SOR_DP_AUDIO_VBLANK_SYMBOLS_SHIFT (0)
+#define NV_SOR_DP_GENERIC_INFOFRAME_HEADER (0x65)
+#define NV_SOR_DP_GENERIC_INFOFRAME_SUBPACK(i) (0x66 + (i))
+#define NV_SOR_DP_TPG (0x6d)
+#define NV_SOR_DP_TPG_LANE3_CHANNELCODING_SHIFT (30)
+#define NV_SOR_DP_TPG_LANE3_CHANNELCODING_DISABLE (0 << 30)
+#define NV_SOR_DP_TPG_LANE3_CHANNELCODING_ENABLE (1 << 30)
+#define NV_SOR_DP_TPG_LANE3_SCRAMBLEREN_SHIFT (28)
+#define NV_SOR_DP_TPG_LANE3_SCRAMBLEREN_ENABLE_GALIOS (1 << 28)
+#define NV_SOR_DP_TPG_LANE3_SCRAMBLEREN_ENABLE_FIBONACCI (2 << 28)
+#define NV_SOR_DP_TPG_LANE3_PATTERN_SHIFT (24)
+#define NV_SOR_DP_TPG_LANE3_PATTERN_DEFAULT_MASK (0xf << 24)
+#define NV_SOR_DP_TPG_LANE3_PATTERN_NOPATTERN (0 << 24)
+#define NV_SOR_DP_TPG_LANE3_PATTERN_TRAINING1 (1 << 24)
+#define NV_SOR_DP_TPG_LANE3_PATTERN_TRAINING2 (2 << 24)
+#define NV_SOR_DP_TPG_LANE3_PATTERN_TRAINING3 (3 << 24)
+#define NV_SOR_DP_TPG_LANE3_PATTERN_D102 (4 << 24)
+#define NV_SOR_DP_TPG_LANE3_PATTERN_SBLERRRATE (5 << 24)
+#define NV_SOR_DP_TPG_LANE3_PATTERN_PRBS7 (6 << 24)
+#define NV_SOR_DP_TPG_LANE3_PATTERN_CSTM (7 << 24)
+#define NV_SOR_DP_TPG_LANE3_PATTERN_HBR2_COMPLIANCE (8 << 24)
+#define NV_SOR_DP_TPG_LANE2_CHANNELCODING_SHIFT (22)
+#define NV_SOR_DP_TPG_LANE2_CHANNELCODING_DISABLE (0 << 22)
+#define NV_SOR_DP_TPG_LANE2_CHANNELCODING_ENABLE (1 << 22)
+#define NV_SOR_DP_TPG_LANE2_SCRAMBLEREN_SHIFT (20)
+#define NV_SOR_DP_TPG_LANE2_SCRAMBLEREN_DEFAULT_MASK (0x3 << 20)
+#define NV_SOR_DP_TPG_LANE2_SCRAMBLEREN_DISABLE (0 << 20)
+#define NV_SOR_DP_TPG_LANE2_SCRAMBLEREN_ENABLE_GALIOS (1 << 20)
+#define NV_SOR_DP_TPG_LANE2_SCRAMBLEREN_ENABLE_FIBONACCI (2 << 20)
+#define NV_SOR_DP_TPG_LANE2_PATTERN_SHIFT (16)
+#define NV_SOR_DP_TPG_LANE2_PATTERN_DEFAULT_MASK (0xf << 16)
+#define NV_SOR_DP_TPG_LANE2_PATTERN_NOPATTERN (0 << 16)
+#define NV_SOR_DP_TPG_LANE2_PATTERN_TRAINING1 (1 << 16)
+#define NV_SOR_DP_TPG_LANE2_PATTERN_TRAINING2 (2 << 16)
+#define NV_SOR_DP_TPG_LANE2_PATTERN_TRAINING3 (3 << 16)
+#define NV_SOR_DP_TPG_LANE2_PATTERN_D102 (4 << 16)
+#define NV_SOR_DP_TPG_LANE2_PATTERN_SBLERRRATE (5 << 16)
+#define NV_SOR_DP_TPG_LANE2_PATTERN_PRBS7 (6 << 16)
+#define NV_SOR_DP_TPG_LANE2_PATTERN_CSTM (7 << 16)
+#define NV_SOR_DP_TPG_LANE2_PATTERN_HBR2_COMPLIANCE (8 << 16)
+#define NV_SOR_DP_TPG_LANE1_CHANNELCODING_SHIFT (14)
+#define NV_SOR_DP_TPG_LANE1_CHANNELCODING_DISABLE (0 << 14)
+#define NV_SOR_DP_TPG_LANE1_CHANNELCODING_ENABLE (1 << 14)
+#define NV_SOR_DP_TPG_LANE1_SCRAMBLEREN_SHIFT (12)
+#define NV_SOR_DP_TPG_LANE1_SCRAMBLEREN_DEFAULT_MASK (0x3 << 12)
+#define NV_SOR_DP_TPG_LANE1_SCRAMBLEREN_DISABLE (0 << 12)
+#define NV_SOR_DP_TPG_LANE1_SCRAMBLEREN_ENABLE_GALIOS (1 << 12)
+#define NV_SOR_DP_TPG_LANE1_SCRAMBLEREN_ENABLE_FIBONACCI (2 << 12)
+#define NV_SOR_DP_TPG_LANE1_PATTERN_SHIFT (8)
+#define NV_SOR_DP_TPG_LANE1_PATTERN_DEFAULT_MASK (0xf << 8)
+#define NV_SOR_DP_TPG_LANE1_PATTERN_NOPATTERN (0 << 8)
+#define NV_SOR_DP_TPG_LANE1_PATTERN_TRAINING1 (1 << 8)
+#define NV_SOR_DP_TPG_LANE1_PATTERN_TRAINING2 (2 << 8)
+#define NV_SOR_DP_TPG_LANE1_PATTERN_TRAINING3 (3 << 8)
+#define NV_SOR_DP_TPG_LANE1_PATTERN_D102 (4 << 8)
+#define NV_SOR_DP_TPG_LANE1_PATTERN_SBLERRRATE (5 << 8)
+#define NV_SOR_DP_TPG_LANE1_PATTERN_PRBS7 (6 << 8)
+#define NV_SOR_DP_TPG_LANE1_PATTERN_CSTM (7 << 8)
+#define NV_SOR_DP_TPG_LANE1_PATTERN_HBR2_COMPLIANCE (8 << 8)
+#define NV_SOR_DP_TPG_LANE0_CHANNELCODING_SHIFT (6)
+#define NV_SOR_DP_TPG_LANE0_CHANNELCODING_DISABLE (0 << 6)
+#define NV_SOR_DP_TPG_LANE0_CHANNELCODING_ENABLE (1 << 6)
+#define NV_SOR_DP_TPG_LANE0_SCRAMBLEREN_SHIFT (4)
+#define NV_SOR_DP_TPG_LANE0_SCRAMBLEREN_DEFAULT_MASK (0x3 << 4)
+#define NV_SOR_DP_TPG_LANE0_SCRAMBLEREN_DISABLE (0 << 4)
+#define NV_SOR_DP_TPG_LANE0_SCRAMBLEREN_ENABLE_GALIOS (1 << 4)
+#define NV_SOR_DP_TPG_LANE0_SCRAMBLEREN_ENABLE_FIBONACCI (2 << 4)
+#define NV_SOR_DP_TPG_LANE0_PATTERN_SHIFT (0)
+#define NV_SOR_DP_TPG_LANE0_PATTERN_DEFAULT_MASK (0xf)
+#define NV_SOR_DP_TPG_LANE0_PATTERN_NOPATTERN (0)
+#define NV_SOR_DP_TPG_LANE0_PATTERN_TRAINING1 (1)
+#define NV_SOR_DP_TPG_LANE0_PATTERN_TRAINING2 (2)
+#define NV_SOR_DP_TPG_LANE0_PATTERN_TRAINING3 (3)
+#define NV_SOR_DP_TPG_LANE0_PATTERN_D102 (4)
+#define NV_SOR_DP_TPG_LANE0_PATTERN_SBLERRRATE (5)
+#define NV_SOR_DP_TPG_LANE0_PATTERN_PRBS7 (6)
+#define NV_SOR_DP_TPG_LANE0_PATTERN_CSTM (7)
+#define NV_SOR_DP_TPG_LANE0_PATTERN_HBR2_COMPLIANCE (8)
+
+enum {
+ training_pattern_disabled = 0,
+ training_pattern_1 = 1,
+ training_pattern_2 = 2,
+ training_pattern_3 = 3,
+ training_pattern_none = 0xff
+};
+
+enum tegra_dc_sor_protocol {
+ SOR_DP,
+ SOR_LVDS,
+};
+
+#define SOR_LINK_SPEED_G1_62 6
+#define SOR_LINK_SPEED_G2_7 10
+#define SOR_LINK_SPEED_G5_4 20
+#define SOR_LINK_SPEED_LVDS 7
+
+/* todo: combine this and the intel_dp struct into one struct. */
+struct tegra_dc_dp_link_config {
+ int is_valid;
+
+ /* Supported configuration */
+ u8 max_link_bw;
+ u8 max_lane_count;
+ int downspread;
+ int support_enhanced_framing;
+ u32 bits_per_pixel;
+ int alt_scramber_reset_cap; /* true for eDP */
+ int only_enhanced_framing; /* enhanced_frame_en ignored */
+
+ /* Actual configuration */
+ u8 link_bw;
+ u8 lane_count;
+ int enhanced_framing;
+ int scramble_ena;
+
+ u32 activepolarity;
+ u32 active_count;
+ u32 tu_size;
+ u32 active_frac;
+ u32 watermark;
+
+ s32 hblank_sym;
+ s32 vblank_sym;
+
+ /* Training data */
+ u32 drive_current;
+ u32 preemphasis;
+ u32 postcursor;
+ u8 aux_rd_interval;
+ u8 tps3_supported;
+};
+
+/* TODO: just pull these up into one struct? Need to see how this impacts
+ * having two channels.
+ */
+struct tegra_dc_sor_data {
+ struct tegra_dc *dc;
+ void *base;
+ void *pmc_base;
+ u8 portnum; /* 0 or 1 */
+ struct tegra_dc_dp_link_config *link_cfg;
+ int power_is_up;
+};
+
+#define TEGRA_SOR_TIMEOUT_MS 1000
+#define TEGRA_SOR_ATTACH_TIMEOUT_MS 100000
+
+#define CHECK_RET(x) \
+ do { \
+ ret = (x); \
+ if (ret != 0) \
+ return ret; \
+ } while (0)
+
+void tegra_dc_sor_enable_dp(struct tegra_dc_sor_data *sor);
+int tegra_dc_sor_set_power_state(struct tegra_dc_sor_data *sor, int pu_pd);
+void tegra_dc_sor_set_dp_linkctl(struct tegra_dc_sor_data *sor, int ena,
+ u8 training_pattern, const struct tegra_dc_dp_link_config *link_cfg);
+void tegra_dc_sor_set_link_bandwidth(struct tegra_dc_sor_data *sor, u8 link_bw);
+void tegra_dc_sor_set_lane_count(struct tegra_dc_sor_data *sor, u8 lane_count);
+void tegra_dc_sor_set_panel_power(struct tegra_dc_sor_data *sor,
+ int power_up);
+void tegra_dc_sor_set_internal_panel(struct tegra_dc_sor_data *sor, int is_int);
+void tegra_dc_sor_read_link_config(struct tegra_dc_sor_data *sor, u8 *link_bw,
+ u8 *lane_count);
+void tegra_dc_sor_attach(struct tegra_dc_sor_data *sor);
+void tegra_dc_sor_set_lane_parm(struct tegra_dc_sor_data *sor,
+ const struct tegra_dc_dp_link_config *link_cfg);
+void tegra_dc_sor_power_down_unused_lanes(struct tegra_dc_sor_data *sor);
+void tegra_dc_sor_set_voltage_swing(struct tegra_dc_sor_data *sor);
+void tegra_sor_precharge_lanes(struct tegra_dc_sor_data *sor);
+void tegra_dp_disable_tx_pu(struct tegra_dc_sor_data *sor);
+void tegra_dp_set_pe_vs_pc(struct tegra_dc_sor_data *sor, u32 mask,
+ u32 pe_reg, u32 vs_reg, u32 pc_reg, u8 pc_supported);
+#endif /*__TEGRA124_SOR_H__ */
diff --git a/src/soc/nvidia/tegra124/include/soc/spi.h b/src/soc/nvidia/tegra124/include/soc/spi.h
new file mode 100644
index 0000000..ab04632
--- /dev/null
+++ b/src/soc/nvidia/tegra124/include/soc/spi.h
@@ -0,0 +1,71 @@
+/*
+ * Copyright (c) 2013, NVIDIA CORPORATION. All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify it
+ * under the terms and conditions of the GNU General Public License,
+ * version 2, as published by the Free Software Foundation.
+ *
+ * This program is distributed in the hope it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
+ * more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program. If not, see <http://www.gnu.org/licenses/>.
+ */
+
+#ifndef __NVIDIA_TEGRA124_SPI_H__
+#define __NVIDIA_TEGRA124_SPI_H__
+
+#include <spi-generic.h>
+#include <soc/dma.h>
+#include <stddef.h>
+
+struct tegra_spi_regs {
+ u32 command1; /* 0x000: SPI_COMMAND1 */
+ u32 command2; /* 0x004: SPI_COMMAND2 */
+ u32 timing1; /* 0x008: SPI_CS_TIM1 */
+ u32 timing2; /* 0x00c: SPI_CS_TIM2 */
+ u32 trans_status; /* 0x010: SPI_TRANS_STATUS */
+ u32 fifo_status; /* 0x014: SPI_FIFO_STATUS */
+ u32 tx_data; /* 0x018: SPI_TX_DATA */
+ u32 rx_data; /* 0x01c: SPI_RX_DATA */
+ u32 dma_ctl; /* 0x020: SPI_DMA_CTL */
+ u32 dma_blk; /* 0x024: SPI_DMA_BLK */
+ u32 rsvd[56]; /* 0x028-0x107: reserved */
+ u32 tx_fifo; /* 0x108: SPI_FIFO1 */
+ u32 rsvd2[31]; /* 0x10c-0x187 reserved */
+ u32 rx_fifo; /* 0x188: SPI_FIFO2 */
+ u32 spare_ctl; /* 0x18c: SPI_SPARE_CTRL */
+} __attribute__((packed));
+check_member(tegra_spi_regs, spare_ctl, 0x18c);
+
+enum spi_xfer_mode {
+ XFER_MODE_NONE = 0,
+ XFER_MODE_PIO,
+ XFER_MODE_DMA,
+};
+
+struct tegra_spi_channel {
+ struct tegra_spi_regs *regs;
+
+ /* static configuration */
+ struct spi_slave slave;
+ unsigned int req_sel;
+
+ int dual_mode; /* for x2 transfers with bit interleaving */
+
+ /* context (used internally) */
+ u8 *in_buf, *out_buf;
+ struct apb_dma_channel *dma_out, *dma_in;
+ enum spi_xfer_mode xfer_mode;
+};
+
+struct cbfs_media;
+int initialize_tegra_spi_cbfs_media(struct cbfs_media *media,
+ void *buffer_address,
+ size_t buffer_size);
+
+struct tegra_spi_channel *tegra_spi_init(unsigned int bus);
+
+#endif /* __NVIDIA_TEGRA124_SPI_H__ */
diff --git a/src/soc/nvidia/tegra124/include/soc/sysctr.h b/src/soc/nvidia/tegra124/include/soc/sysctr.h
new file mode 100644
index 0000000..1d7f53c
--- /dev/null
+++ b/src/soc/nvidia/tegra124/include/soc/sysctr.h
@@ -0,0 +1,55 @@
+/*
+ * This file is part of the coreboot project.
+ *
+ * Copyright 2013 Google Inc.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
+ */
+
+#ifndef __SOC_NVIDIA_TEGRA124_SYSCTR_H__
+#define __SOC_NVIDIA_TEGRA124_SYSCTR_H__
+
+#include <stdint.h>
+
+enum {
+ SYSCTR_CNTCR_EN = 1 << 0,
+ SYSCTR_CNTCR_HDBG = 1 << 1,
+ SYSCTR_CNTCR_FCREQ = 1 << 8
+};
+
+struct sysctr_regs {
+ uint32_t cntcr;
+ uint32_t cntsr;
+ uint32_t cntcv0;
+ uint32_t cntcv1;
+ uint8_t _rsv0[0x10];
+ uint32_t cntfid0;
+ uint32_t cntfid1;
+ uint8_t _rsv1[0xfa8];
+ uint32_t counterid4;
+ uint32_t counterid5;
+ uint32_t counterid6;
+ uint32_t counterid7;
+ uint32_t counterid0;
+ uint32_t counterid1;
+ uint32_t counterid2;
+ uint32_t counterid3;
+ uint32_t counterid8;
+ uint32_t counterid9;
+ uint32_t counterid10;
+ uint32_t counterid11;
+};
+check_member(sysctr_regs, counterid11, 0xffc);
+
+#endif /* __SOC_NVIDIA_TEGRA124_SYSCTR_H__ */
diff --git a/src/soc/nvidia/tegra124/maincpu.h b/src/soc/nvidia/tegra124/maincpu.h
deleted file mode 100644
index 1d5a907..0000000
--- a/src/soc/nvidia/tegra124/maincpu.h
+++ /dev/null
@@ -1,29 +0,0 @@
-/*
- * This file is part of the coreboot project.
- *
- * Copyright 2013 Google Inc.
- *
- * This program is free software; you can redistribute it and/or modify
- * it under the terms of the GNU General Public License as published by
- * the Free Software Foundation; version 2 of the License.
- *
- * This program is distributed in the hope that it will be useful,
- * but WITHOUT ANY WARRANTY; without even the implied warranty of
- * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
- * GNU General Public License for more details.
- *
- * You should have received a copy of the GNU General Public License
- * along with this program; if not, write to the Free Software
- * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
- */
-
-#ifndef __SOC_NVIDIA_TEGRA124_MAINCPU_H__
-#define __SOC_NVIDIA_TEGRA124_MAINCPU_H__
-
-#include <stdint.h>
-
-extern u32 maincpu_stack_pointer;
-extern u32 maincpu_entry_point;
-void maincpu_setup(void);
-
-#endif /* __SOC_NVIDIA_TEGRA124_MAINCPU_H__ */
diff --git a/src/soc/nvidia/tegra124/mc.h b/src/soc/nvidia/tegra124/mc.h
deleted file mode 100644
index 567b32a..0000000
--- a/src/soc/nvidia/tegra124/mc.h
+++ /dev/null
@@ -1,131 +0,0 @@
-/*
- * Copyright (c) 2010 - 2013, NVIDIA CORPORATION. All rights reserved.
- * Copyright (C) 2013 Google Inc.
- *
- * This program is free software; you can redistribute it and/or modify it
- * under the terms and conditions of the GNU General Public License,
- * version 2, as published by the Free Software Foundation.
- *
- * This program is distributed in the hope it will be useful, but WITHOUT
- * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
- * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
- * more details.
- *
- * You should have received a copy of the GNU General Public License
- * along with this program. If not, see <http://www.gnu.org/licenses/>.
- */
-
-#ifndef __SOC_NVIDIA_TEGRA124_MC_H__
-#define __SOC_NVIDIA_TEGRA124_MC_H__
-
-#include <stddef.h>
-#include <stdint.h>
-
-// Memory Controller registers we need/care about
-
-struct tegra_mc_regs {
- uint32_t rsvd_0x0[4]; /* 0x00 */
- uint32_t smmu_config; /* 0x10 */
- uint32_t smmu_tlb_config; /* 0x14 */
- uint32_t smmu_ptc_config; /* 0x18 */
- uint32_t smmu_ptb_asid; /* 0x1c */
- uint32_t smmu_ptb_data; /* 0x20 */
- uint32_t rsvd_0x24[3]; /* 0x24 */
- uint32_t smmu_tlb_flush; /* 0x30 */
- uint32_t smmu_ptc_flush; /* 0x34 */
- uint32_t rsvd_0x38[6]; /* 0x38 */
- uint32_t emem_cfg; /* 0x50 */
- uint32_t emem_adr_cfg; /* 0x54 */
- uint32_t emem_adr_cfg_dev0; /* 0x58 */
- uint32_t emem_adr_cfg_dev1; /* 0x5c */
- uint32_t rsvd_0x60[1]; /* 0x60 */
- uint32_t emem_adr_cfg_bank_mask_0; /* 0x64 */
- uint32_t emem_adr_cfg_bank_mask_1; /* 0x68 */
- uint32_t emem_adr_cfg_bank_mask_2; /* 0x6c */
- uint32_t rsvd_0x70[8]; /* 0x70 */
- uint32_t emem_arb_cfg; /* 0x90 */
- uint32_t emem_arb_outstanding_req; /* 0x94 */
- uint32_t emem_arb_timing_rcd; /* 0x98 */
- uint32_t emem_arb_timing_rp; /* 0x9c */
- uint32_t emem_arb_timing_rc; /* 0xa0 */
- uint32_t emem_arb_timing_ras; /* 0xa4 */
- uint32_t emem_arb_timing_faw; /* 0xa8 */
- uint32_t emem_arb_timing_rrd; /* 0xac */
- uint32_t emem_arb_timing_rap2pre; /* 0xb0 */
- uint32_t emem_arb_timing_wap2pre; /* 0xb4 */
- uint32_t emem_arb_timing_r2r; /* 0xb8 */
- uint32_t emem_arb_timing_w2w; /* 0xbc */
- uint32_t emem_arb_timing_r2w; /* 0xc0 */
- uint32_t emem_arb_timing_w2r; /* 0xc4 */
- uint32_t rsvd_0xc8[2]; /* 0xc8 */
- uint32_t emem_arb_da_turns; /* 0xd0 */
- uint32_t emem_arb_da_covers; /* 0xd4 */
- uint32_t emem_arb_misc0; /* 0xd8 */
- uint32_t emem_arb_misc1; /* 0xdc */
- uint32_t emem_arb_ring1_throttle; /* 0xe0 */
- uint32_t emem_arb_ring3_throttle; /* 0xe4 */
- uint32_t emem_arb_override; /* 0xe8 */
- uint32_t emem_arb_rsv; /* 0xec */
- uint32_t rsvd_0xf0[1]; /* 0xf0 */
- uint32_t clken_override; /* 0xf4 */
- uint32_t timing_control_dbg; /* 0xf8 */
- uint32_t timing_control; /* 0xfc */
- uint32_t stat_control; /* 0x100 */
- uint32_t rsvd_0x104[65]; /* 0x104 */
- uint32_t emem_arb_isochronous_0; /* 0x208 */
- uint32_t emem_arb_isochronous_1; /* 0x20c */
- uint32_t emem_arb_isochronous_2; /* 0x210 */
- uint32_t rsvd_0x214[38]; /* 0x214 */
- uint32_t dis_extra_snap_levels; /* 0x2ac */
- uint32_t rsvd_0x2b0[90]; /* 0x2b0 */
- uint32_t video_protect_vpr_override; /* 0x418 */
- uint32_t rsvd_0x41c[93]; /* 0x41c */
- uint32_t video_protect_vpr_override1; /* 0x590 */
- uint32_t rsvd_0x594[29]; /* 0x594 */
- uint32_t display_snap_ring; /* 0x608 */
- uint32_t rsvd_0x60c[15]; /* 0x60c */
- uint32_t video_protect_bom; /* 0x648 */
- uint32_t video_protect_size_mb; /* 0x64c */
- uint32_t video_protect_reg_ctrl; /* 0x650 */
- uint32_t rsvd_0x654[4]; /* 0x654 */
- uint32_t emem_cfg_access_ctrl; /* 0x664 */
- uint32_t rsvd_0x668[2]; /* 0x668 */
- uint32_t sec_carveout_bom; /* 0x670 */
- uint32_t sec_carveout_size_mb; /* 0x674 */
- uint32_t sec_carveout_reg_ctrl; /* 0x678 */
- uint32_t rsvd_0x67c[187]; /* 0x67c */
- uint32_t emem_arb_override_1; /* 0x968 */
- uint32_t rsvd_0x96c[3]; /* 0x96c */
- uint32_t video_protect_bom_adr_hi; /* 0x978 */
- uint32_t rsvd_0x97c[2]; /* 0x97c */
- uint32_t video_protect_gpu_override_0; /* 0x984 */
- uint32_t video_protect_gpu_override_1; /* 0x988 */
- uint32_t rsvd_0x98c[5]; /* 0x98c */
- uint32_t mts_carveout_bom; /* 0x9a0 */
- uint32_t mts_carveout_size_mb; /* 0x9a4 */
- uint32_t mts_carveout_adr_hi; /* 0x9a8 */
- uint32_t mts_carveout_reg_ctrl; /* 0x9ac */
- uint32_t rsvd_0x9b0[4]; /* 0x9b0 */
- uint32_t emem_bank_swizzle_cfg0; /* 0x9c0 */
- uint32_t emem_bank_swizzle_cfg1; /* 0x9c4 */
- uint32_t emem_bank_swizzle_cfg2; /* 0x9c8 */
- uint32_t emem_bank_swizzle_cfg3; /* 0x9cc */
- uint32_t rsvd_0x9d0[1]; /* 0x9d0 */
- uint32_t sec_carveout_adr_hi; /* 0x9d4 */
-};
-
-enum {
- MC_EMEM_CFG_SIZE_MB_SHIFT = 0,
- MC_EMEM_CFG_SIZE_MB_MASK = 0x3fff,
-
- MC_EMEM_ARB_MISC0_MC_EMC_SAME_FREQ_SHIFT = 27,
- MC_EMEM_ARB_MISC0_MC_EMC_SAME_FREQ_MASK = 1 << 27,
-
- MC_EMEM_CFG_ACCESS_CTRL_WRITE_ACCESS_DISABLED = 1,
-
- MC_TIMING_CONTROL_TIMING_UPDATE = 1,
-};
-
-check_member(tegra_mc_regs, sec_carveout_adr_hi, 0x9d4);
-
-#endif /* __SOC_NVIDIA_TEGRA124_MC_H__ */
diff --git a/src/soc/nvidia/tegra124/memlayout.ld b/src/soc/nvidia/tegra124/memlayout.ld
deleted file mode 100644
index 0d9e772..0000000
--- a/src/soc/nvidia/tegra124/memlayout.ld
+++ /dev/null
@@ -1,48 +0,0 @@
-/*
- * This file is part of the coreboot project.
- *
- * Copyright 2014 Google Inc.
- *
- * This program is free software; you can redistribute it and/or modify
- * it under the terms of the GNU General Public License as published by
- * the Free Software Foundation; version 2 of the License.
- *
- * This program is distributed in the hope that it will be useful,
- * but WITHOUT ANY WARRANTY; without even the implied warranty of
- * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
- * GNU General Public License for more details.
- *
- * You should have received a copy of the GNU General Public License
- * along with this program; if not, write to the Free Software
- * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
- */
-
-#include <memlayout.h>
-#include <vendorcode/google/chromeos/memlayout.h>
-
-#include <arch/header.ld>
-
-/*
- * Note: The BootROM uses the address range [0x4000_0000:0x4000_E000) itself,
- * so the bootblock loading address must be placed after that. After the
- * handoff that area may be reclaimed for other uses, e.g. CBFS cache.
- */
-
-SECTIONS
-{
- SRAM_START(0x40000000)
- TTB(0x40000000, 16K + 32)
- PRERAM_CBMEM_CONSOLE(0x40004020, 8K - 32)
- PRERAM_CBFS_CACHE(0x40006000, 16K)
- VBOOT2_WORK(0x4000A000, 16K)
- STACK(0x4000E000, 8K)
- BOOTBLOCK(0x40010000, 24K)
- VERSTAGE(0x40016000, 72K)
- ROMSTAGE(0x40028000, 96K)
- SRAM_END(0x40040000)
-
- DRAM_START(0x80000000)
- POSTRAM_CBFS_CACHE(0x80100000, 1M)
- RAMSTAGE(0x80200000, 128K)
- DMA_COHERENT(0x90000000, 2M)
-}
diff --git a/src/soc/nvidia/tegra124/pingroup.h b/src/soc/nvidia/tegra124/pingroup.h
deleted file mode 100644
index ed9557b..0000000
--- a/src/soc/nvidia/tegra124/pingroup.h
+++ /dev/null
@@ -1,67 +0,0 @@
-/*
- * This file is part of the coreboot project.
- *
- * Copyright 2013 Google Inc.
- *
- * This program is free software; you can redistribute it and/or modify
- * it under the terms of the GNU General Public License as published by
- * the Free Software Foundation; version 2 of the License.
- *
- * This program is distributed in the hope that it will be useful,
- * but WITHOUT ANY WARRANTY; without even the implied warranty of
- * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
- * GNU General Public License for more details.
- *
- * You should have received a copy of the GNU General Public License
- * along with this program; if not, write to the Free Software
- * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
- */
-
-#ifndef __SOC_NVIDIA_TEGRA124_PINGROUP_H__
-#define __SOC_NVIDIA_TEGRA124_PINGROUP_H__
-
-#include <soc/nvidia/tegra/pingroup.h>
-#include <stdint.h>
-
-enum {
- PINGROUP_AO1_INDEX = 0, /* offset 0x868 */
- PINGROUP_AO2_INDEX = 1,
- PINGROUP_AT1_INDEX = 2,
- PINGROUP_AT2_INDEX = 3,
- PINGROUP_AT3_INDEX = 4,
- PINGROUP_AT4_INDEX = 5,
- PINGROUP_AT5_INDEX = 6,
- PINGROUP_CDEV1_INDEX = 7,
- PINGROUP_CDEV2_INDEX = 8,
- PINGROUP_DAP1_INDEX = 10, /* offset 0x890 */
- PINGROUP_DAP2_INDEX = 11,
- PINGROUP_DAP3_INDEX = 12,
- PINGROUP_DAP4_INDEX = 13,
- PINGROUP_DBG_INDEX = 14,
- PINGROUP_SDIO3_INDEX = 18, /* offset 0x8B0 */
- PINGROUP_SPI_INDEX = 19,
- PINGROUP_UAA_INDEX = 20,
- PINGROUP_UAB_INDEX = 21,
- PINGROUP_UART2_INDEX = 22,
- PINGROUP_UART3_INDEX = 23,
- PINGROUP_SDIO1_INDEX = 33, /* offset 0x8EC */
- PINGROUP_DDC_INDEX = 37, /* offset 0x8FC */
- PINGROUP_GMA_INDEX = 38,
- PINGROUP_GME_INDEX = 42, /* offset 0x910 */
- PINGROUP_GMF_INDEX = 43,
- PINGROUP_GMG_INDEX = 44,
- PINGROUP_GMH_INDEX = 45,
- PINGROUP_OWR_INDEX = 46,
- PINGROUP_UAD_INDEX = 47,
- PINGROUP_DEV3_INDEX = 49, /* offset 0x92c */
- PINGROUP_CEC_INDEX = 52, /* offset 0x938 */
- PINGROUP_AT6_INDEX = 75, /* offset 0x994 */
- PINGROUP_DAP5_INDEX = 76,
- PINGROUP_VBUS_INDEX = 77,
- PINGROUP_AO3_INDEX = 78,
- PINGROUP_HVC_INDEX = 79,
- PINGROUP_SDIO4_INDEX = 80,
- PINGROUP_AO0_INDEX = 81,
-};
-
-#endif /* __SOC_NVIDIA_TEGRA124_PINGROUP_H__ */
diff --git a/src/soc/nvidia/tegra124/pinmux.h b/src/soc/nvidia/tegra124/pinmux.h
deleted file mode 100644
index c79732b..0000000
--- a/src/soc/nvidia/tegra124/pinmux.h
+++ /dev/null
@@ -1,260 +0,0 @@
-/*
- * This file is part of the coreboot project.
- *
- * Copyright 2013 Google Inc.
- *
- * This program is free software; you can redistribute it and/or modify
- * it under the terms of the GNU General Public License as published by
- * the Free Software Foundation; version 2 of the License.
- *
- * This program is distributed in the hope that it will be useful,
- * but WITHOUT ANY WARRANTY; without even the implied warranty of
- * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
- * GNU General Public License for more details.
- *
- * You should have received a copy of the GNU General Public License
- * along with this program; if not, write to the Free Software
- * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
- */
-
-#ifndef __SOC_NVIDIA_TEGRA124_PINMUX_H__
-#define __SOC_NVIDIA_TEGRA124_PINMUX_H__
-
-#include <soc/nvidia/tegra/pinmux.h>
-#include <stdint.h>
-
-#define PINMUX_CONSTANTS(index, name, gpio, func0, func1, func2, func3) \
- PINMUX_##name##_INDEX = index, \
- PINMUX_##name##_FUNC_##func0 = 0, \
- PINMUX_##name##_FUNC_##func1 = 1, \
- PINMUX_##name##_FUNC_##func2 = 2, \
- PINMUX_##name##_FUNC_##func3 = 3, \
- PINMUX_GPIO_##gpio = PINMUX_##name##_INDEX
-
-enum {
- PINMUX_CONSTANTS(0, ULPI_DATA0, O1, SPI3, HSI, UA3, ULPI),
- PINMUX_CONSTANTS(1, ULPI_DATA1, O2, SPI3, HSI, UA3, ULPI),
- PINMUX_CONSTANTS(2, ULPI_DATA2, O3, SPI3, HSI, UA3, ULPI),
- PINMUX_CONSTANTS(3, ULPI_DATA3, O4, SPI3, HSI, UA3, ULPI),
- PINMUX_CONSTANTS(4, ULPI_DATA4, O5, SPI2, HSI, UA3, ULPI),
- PINMUX_CONSTANTS(5, ULPI_DATA5, O6, SPI2, HSI, UA3, ULPI),
- PINMUX_CONSTANTS(6, ULPI_DATA6, O7, SPI2, HSI, UA3, ULPI),
- PINMUX_CONSTANTS(7, ULPI_DATA7, O0, SPI2, HSI, UA3, ULPI),
- PINMUX_CONSTANTS(8, ULPI_CLK, Y0, SPI1, SPI5, UD3, ULPI),
- PINMUX_CONSTANTS(9, ULPI_DIR, Y1, SPI1, SPI5, UD3, ULPI),
- PINMUX_CONSTANTS(10, ULPI_NXT, Y2, SPI1, SPI5, UD3, ULPI),
- PINMUX_CONSTANTS(11, ULPI_STP, Y3, SPI1, SPI5, UD3, ULPI),
- PINMUX_CONSTANTS(12, DAP3_FS, P0, I2S2, SPI5, DCA, DCB),
- PINMUX_CONSTANTS(13, DAP3_DIN, P1, I2S2, SPI5, DCA, DCB),
- PINMUX_CONSTANTS(14, DAP3_DOUT, P2, I2S2, SPI5, DCA, RES3),
- PINMUX_CONSTANTS(15, DAP3_SCLK, P3, I2S2, SPI5, RES2, DCB),
- PINMUX_CONSTANTS(16, GPIO_PV0, V0, RES0, RES1, RES2, RES3),
- PINMUX_CONSTANTS(17, GPIO_PV1, V1, RES0, RES1, RES2, RES3),
- PINMUX_CONSTANTS(18, SDMMC1_CLK, Z0, SDMMC1, CLK12M, RES2, RES3),
- PINMUX_CONSTANTS(19, SDMMC1_CMD, Z1, SDMMC1, SPDIF, SPI4, UA3),
- PINMUX_CONSTANTS(20, SDMMC1_DAT3, Y4, SDMMC1, SPDIF, SPI4, UA3),
- PINMUX_CONSTANTS(21, SDMMC1_DAT2, Y5, SDMMC1, PWM0, SPI4, UA3),
- PINMUX_CONSTANTS(22, SDMMC1_DAT1, Y6, SDMMC1, PWM1, SPI4, UA3),
- PINMUX_CONSTANTS(23, SDMMC1_DAT0, Y7, SDMMC1, RES1, SPI4, UA3),
- PINMUX_CONSTANTS(26, CLK2_OUT, W5, EXTPERIPH2, RES1, RES2, RES3),
- PINMUX_CONSTANTS(27, CLK2_REQ, CC5, DAP, RES1, RES2, RES3),
- PINMUX_CONSTANTS(68, HDMI_INT, N7, RES0, RES1, RES2, RES3),
- PINMUX_CONSTANTS(69, DDC_SCL, V4, I2C4, RES1, RES2, RES3),
- PINMUX_CONSTANTS(70, DDC_SDA, V5, I2C4, RES1, RES2, RES3),
- PINMUX_CONSTANTS(89, UART2_RXD, C3, IR3, SPDIF, UA3, SPI4),
- PINMUX_CONSTANTS(90, UART2_TXD, C2, IR3, SPDIF, UA3, SPI4),
- PINMUX_CONSTANTS(91, UART2_RTS_N, J6, UA3, UB3, NOR, SPI4),
- PINMUX_CONSTANTS(92, UART2_CTS_N, J5, UA3, UB3, NOR, SPI4),
- PINMUX_CONSTANTS(93, UART3_TXD, W6, UC3, RES1, NOR, SPI4),
- PINMUX_CONSTANTS(94, UART3_RXD, W7, UC3, RES1, NOR, SPI4),
- PINMUX_CONSTANTS(95, UART3_CTS_N, A1, UC3, SDMMC1, DTV, NOR),
- PINMUX_CONSTANTS(96, UART3_RTS_N, C0, UC3, PWM0, DTV, NOR),
- PINMUX_CONSTANTS(97, GPIO_PU0, U0, OWR, UA3, NOR, RES3),
- PINMUX_CONSTANTS(98, GPIO_PU1, U1, RES0, UA3, NOR, RES3),
- PINMUX_CONSTANTS(99, GPIO_PU2, U2, RES0, UA3, NOR, RES3),
- PINMUX_CONSTANTS(100, GPIO_PU3, U3, PWM0, UA3, NOR, DCB),
- PINMUX_CONSTANTS(101, GPIO_PU4, U4, PWM1, UA3, NOR, DCB),
- PINMUX_CONSTANTS(102, GPIO_PU5, U5, PWM2, UA3, NOR, DCB),
- PINMUX_CONSTANTS(103, GPIO_PU6, U6, PWM3, UA3, RES2, NOR),
- PINMUX_CONSTANTS(104, GEN1_I2C_SDA, C5, I2C1, RES1, RES2, RES3),
- PINMUX_CONSTANTS(105, GEN1_I2C_SCL, C4, I2C1, RES1, RES2, RES3),
- PINMUX_CONSTANTS(106, DAP4_FS, P4, I2S3, NOR, DTV, RES3),
- PINMUX_CONSTANTS(107, DAP4_DIN, P5, I2S3, NOR, RES2, RES3),
- PINMUX_CONSTANTS(108, DAP4_DOUT, P6, I2S3, NOR, DTV, RES3),
- PINMUX_CONSTANTS(109, DAP4_SCLK, P7, I2S3, NOR, RES2, RES3),
- PINMUX_CONSTANTS(110, CLK3_OUT, EE0, EXTPERIPH3, RES1, RES2, RES3),
- PINMUX_CONSTANTS(111, CLK3_REQ, EE1, DEV3, RES1, RES2, RES3),
- PINMUX_CONSTANTS(112, GPIO_PC7, C7, RES0, RES1, NOR_WP_N, NOR_INT1),
- PINMUX_CONSTANTS(113, GPIO_PI5, I5, SDMMC2, RES1, NOR, RES3),
- PINMUX_CONSTANTS(114, GPIO_PI7, I7, RES0, TRACE, NOR, DTV),
- PINMUX_CONSTANTS(115, GPIO_PK0, K0, RES0, SDMMC3, NOR, SOC_THERM),
- PINMUX_CONSTANTS(116, GPIO_PK1, K1, SDMMC2, TRACE, NOR, RES3),
- PINMUX_CONSTANTS(117, GPIO_PJ0, J0, RES0, RES1, NOR, USB),
- PINMUX_CONSTANTS(118, GPIO_PJ2, J2, RES0, RES1, NOR, SOC_THERM),
- PINMUX_CONSTANTS(119, GPIO_PK3, K3, SDMMC2, TRACE, NOR, CCLA),
- PINMUX_CONSTANTS(120, GPIO_PK4, K4, SDMMC2, RES1, NOR_AD22, NOR_INT1),
- PINMUX_CONSTANTS(121, GPIO_PK2, K2, RES0, RES1, NOR, RES3),
- PINMUX_CONSTANTS(122, GPIO_PI3, I3, RES0, RES1, NOR, SPI4),
- PINMUX_CONSTANTS(123, GPIO_PI6, I6, RES0, RES1, NOR, SDMMC2),
- PINMUX_CONSTANTS(124, GPIO_PG0, G0, RES0, RES1, NOR, RES3),
- PINMUX_CONSTANTS(125, GPIO_PG1, G1, RES0, RES1, NOR, RES3),
- PINMUX_CONSTANTS(126, GPIO_PG2, G2, RES0, TRACE, NOR, RES3),
- PINMUX_CONSTANTS(127, GPIO_PG3, G3, RES0, TRACE, NOR, RES3),
- PINMUX_CONSTANTS(128, GPIO_PG4, G4, RES0, TMDS, NOR, SPI4),
- PINMUX_CONSTANTS(129, GPIO_PG5, G5, RES0, RES1, NOR, SPI4),
- PINMUX_CONSTANTS(130, GPIO_PG6, G6, RES0, RES1, NOR, SPI4),
- PINMUX_CONSTANTS(131, GPIO_PG7, G7, RES0, RES1, NOR, SPI4),
- PINMUX_CONSTANTS(132, GPIO_PH0, H0, PWM0, TRACE, NOR, DTV),
- PINMUX_CONSTANTS(133, GPIO_PH1, H1, PWM1, TMDS, NOR, DCA),
- PINMUX_CONSTANTS(134, GPIO_PH2, H2, PWM2, TDMS, NOR, CLDVFS),
- PINMUX_CONSTANTS(135, GPIO_PH3, H3, PWM3, SPI4, NOR, CLDVFS),
- PINMUX_CONSTANTS(136, GPIO_PH4, H4, SDMMC2, RES1, NOR, RES3),
- PINMUX_CONSTANTS(137, GPIO_PH5, H5, SDMMC2, RES1, NOR, RES3),
- PINMUX_CONSTANTS(138, GPIO_PH6, H6, SDMMC2, TRACE, NOR, DTV),
- PINMUX_CONSTANTS(139, GPIO_PH7, H7, SDMMC2, TRACE, NOR, DTV),
- PINMUX_CONSTANTS(140, GPIO_PJ7, J7, UD3, RES1, NOR_AD16, NOR_INT2),
- PINMUX_CONSTANTS(141, GPIO_PB0, B0, UD3, RES1, NOR, RES3),
- PINMUX_CONSTANTS(142, GPIO_PB1, B1, UD3, RES1, NOR, RES3),
- PINMUX_CONSTANTS(143, GPIO_PK7, K7, UD3, RES1, NOR, RES3),
- PINMUX_CONSTANTS(144, GPIO_PI0, I0, RES0, RES1, NOR, RES3),
- PINMUX_CONSTANTS(145, GPIO_PI1, I1, RES0, RES1, NOR, RES3),
- PINMUX_CONSTANTS(146, GPIO_PI2, I2, SDMMC2, TRACE, NOR, RES3),
- PINMUX_CONSTANTS(147, GPIO_PI4, I4, SPI4, TRACE, NOR, DCA),
- PINMUX_CONSTANTS(148, GEN2_I2C_SCL, T5, I2C2, RES1, NOR, RES3),
- PINMUX_CONSTANTS(149, GEN2_I2C_SDA, T6, I2C2, RES1, NOR, RES3),
- PINMUX_CONSTANTS(150, SDMMC4_CLK, CC4, SDMMC4, RES1, NOR, RES3),
- PINMUX_CONSTANTS(151, SDMMC4_CMD, T7, SDMMC4, RES1, NOR, RES3),
- PINMUX_CONSTANTS(152, SDMMC4_DAT0, AA0, SDMMC4, SPI3, NOR, RES3),
- PINMUX_CONSTANTS(153, SDMMC4_DAT1, AA1, SDMMC4, SPI3, NOR, RES3),
- PINMUX_CONSTANTS(154, SDMMC4_DAT2, AA2, SDMMC4, SPI3, NOR, RES3),
- PINMUX_CONSTANTS(155, SDMMC4_DAT3, AA3, SDMMC4, SPI3, NOR, RES3),
- PINMUX_CONSTANTS(156, SDMMC4_DAT4, AA4, SDMMC4, SPI3, NOR, RES3),
- PINMUX_CONSTANTS(157, SDMMC4_DAT5, AA5, SDMMC4, SPI3, RES2, RES3),
- PINMUX_CONSTANTS(158, SDMMC4_DAT6, AA6, SDMMC4, SPI3, NOR, RES3),
- PINMUX_CONSTANTS(159, SDMMC4_DAT7, AA7, SDMMC4, RES1, NOR, RES3),
- PINMUX_CONSTANTS(161, CAM_MCLK, CC0, VIMCLK_PRI, VIMCLK_ALT1,
- VIMCLK_ALT3, SDMMC2),
- PINMUX_CONSTANTS(162, GPIO_PCC1, CC1, I2S4, RES1, RES2, SDMMC2),
- PINMUX_CONSTANTS(163, GPIO_PBB0, BB0, VGP6, VIMCLK2_PRI, SDMMC2,
- VIMCLK2_ALT3),
- PINMUX_CONSTANTS(164, CAM_I2C_SCL, BB1, VGP1, I2C3, RES2, SDMMC2),
- PINMUX_CONSTANTS(165, CAM_I2C_SDA, BB2, VGP2, I2C3, RES2, SDMMC2),
- PINMUX_CONSTANTS(166, GPIO_PBB3, BB3, VGP3, DCA, DCB, SDMMC2),
- PINMUX_CONSTANTS(167, GPIO_PBB4, BB4, VGP4, DCA, DCB, SDMMC2),
- PINMUX_CONSTANTS(168, GPIO_PBB5, BB5, VGP5, DCA, RES2, SDMMC2),
- PINMUX_CONSTANTS(169, GPIO_PBB6, BB6, I2S4, RES1, DCB, SDMMC2),
- PINMUX_CONSTANTS(170, GPIO_PBB7, BB7, I2S4, RES1, RES2, SDMMC2),
- PINMUX_CONSTANTS(171, GPIO_PCC2, CC2, I2S4, RES1, SDMMC3, SDMMC2),
- PINMUX_CONSTANTS(172, JTAG_RTCK, NONE172, RTCK, RES1, RES2, RES3),
- PINMUX_CONSTANTS(173, PWR_I2C_SCL, Z6, I2CPMU, RES1, RES2, RES3),
- PINMUX_CONSTANTS(174, PWR_I2C_SDA, Z7, I2CPMU, RES1, RES2, RES3),
- PINMUX_CONSTANTS(175, KB_ROW0, R0, RES0, RES1, RES2, RES3),
- PINMUX_CONSTANTS(176, KB_ROW1, R1, RES0, RES1, RES2, RES3),
- PINMUX_CONSTANTS(177, KB_ROW2, R2, RES0, RES1, RES2, RES3),
- PINMUX_CONSTANTS(178, KB_ROW3, R3, RES0, DCA, SYS_CLK, DCB),
- PINMUX_CONSTANTS(179, KB_ROW4, R4, RES0, DCA, RES2, DCB),
- PINMUX_CONSTANTS(180, KB_ROW5, R5, RES0, DCA, RES2, DCB),
- PINMUX_CONSTANTS(181, KB_ROW6, R6, RES0, DCA_LSC0, DCA_LSPII, DCB),
- PINMUX_CONSTANTS(182, KB_ROW7, R7, RES0, RES1, CLDVFS, UA3),
- PINMUX_CONSTANTS(183, KB_ROW8, S0, RES0, RES1, CLDVFS, UA3),
- PINMUX_CONSTANTS(184, KB_ROW9, S1, RES0, RES1, RES2, UA3),
- PINMUX_CONSTANTS(185, KB_ROW10, S2, RES0, RES1, RES2, UA3),
- PINMUX_CONSTANTS(186, KB_ROW11, S3, RES0, RES1, RES2, IR3),
- PINMUX_CONSTANTS(187, KB_ROW12, S4, RES0, RES1, RES2, IR3),
- PINMUX_CONSTANTS(188, KB_ROW13, S5, RES0, RES1, SPI2, RES3),
- PINMUX_CONSTANTS(189, KB_ROW14, S6, RES0, RES1, SPI2, RES3),
- PINMUX_CONSTANTS(190, KB_ROW15, S7, RES0, SOC_THERM, RES2, RES3),
- PINMUX_CONSTANTS(191, KB_COL0, Q0, RES0, RES1, SPI2, RES3),
- PINMUX_CONSTANTS(192, KB_COL1, Q1, RES0, RES1, SPI2, RES3),
- PINMUX_CONSTANTS(193, KB_COL2, Q2, RES0, RES1, SPI2, RES3),
- PINMUX_CONSTANTS(194, KB_COL3, Q3, RES0, DCA, PWM2, UA3),
- PINMUX_CONSTANTS(195, KB_COL4, Q4, RES0, OWR, SDMMC3, UA3),
- PINMUX_CONSTANTS(196, KB_COL5, Q5, RES0, RES1, SDMMC3, RES3),
- PINMUX_CONSTANTS(197, KB_COL6, Q6, RES0, RES1, SPI2, UD3),
- PINMUX_CONSTANTS(198, KB_COL7, Q7, RES0, RES1, SPI2, UD3),
- PINMUX_CONSTANTS(199, CLK_32K_OUT, A0, BLINK, SOC_THERM, RES2, RES3),
- PINMUX_CONSTANTS(201, CORE_PWR_REQ, NONE201, PWRON, RES1, RES2, RES3),
- PINMUX_CONSTANTS(202, CPU_PWR_REQ, NONE202, CPU, RES1, RES2, RES3),
- PINMUX_CONSTANTS(203, PWR_INT_N, NONE203, PMICINTR, RES1, RES2, RES3),
- PINMUX_CONSTANTS(204, CLK_32K_IN, NONE204, CLK_32K_IN, RES1, RES2,
- RES3),
- PINMUX_CONSTANTS(205, OWR, NONE205, OWR, RES1, RES2, RES3),
- PINMUX_CONSTANTS(206, DAP1_FS, N0, I2S0, DAP1, NOR, RES3),
- PINMUX_CONSTANTS(207, DAP1_DIN, N1, I2S0, DAP1, NOR, RES3),
- PINMUX_CONSTANTS(208, DAP1_DOUT, N2, I2S0, DAP1, NOR, SATA),
- PINMUX_CONSTANTS(209, DAP1_SCLK, N3, I2S0, DAP1, NOR, RES3),
- PINMUX_CONSTANTS(210, DAP_MCLK1_REQ, EE2, DAP, DAP1, SATA, RES3),
- PINMUX_CONSTANTS(211, DAP_MCLK1, W4, EXTPERIPH1, DAP2, RES2, RES3),
- PINMUX_CONSTANTS(212, SPDIF_IN, K6, SPDIF, RES1, RES2, I2C3),
- PINMUX_CONSTANTS(213, SPDIF_OUT, K5, SPDIF, RES1, RES2, I2C3),
- PINMUX_CONSTANTS(214, DAP2_FS, A2, I2S1, DAP2, NOR, RES3),
- PINMUX_CONSTANTS(215, DAP2_DIN, A4, I2S1, DAP2, NOR, RES3),
- PINMUX_CONSTANTS(216, DAP2_DOUT, A5, I2S1, DAP2, NOR, RES3),
- PINMUX_CONSTANTS(217, DAP2_SCLK, A3, I2S1, SAP2, NOR, RES3),
- PINMUX_CONSTANTS(218, DVFS_PWM, X0, SPI6, CLDVFS, NOR, RES3),
- PINMUX_CONSTANTS(219, GPIO_X1_AUD, X1, SPI6, RES1, NOR, RES3),
- PINMUX_CONSTANTS(220, GPIO_X3_AUD, X3, SPI6, SPI1, NOR, RES3),
- PINMUX_CONSTANTS(221, DVFS_CLK, X2, SPI6, CLDVFS_CLK, NOR, RES3),
- PINMUX_CONSTANTS(222, GPIO_X4_AUD, X4, NOR, SPI1, SPI2, DAP2),
- PINMUX_CONSTANTS(223, GPIO_X5_AUD, X5, NOR, SPI1, SPI2, RES3),
- PINMUX_CONSTANTS(224, GPIO_X6_AUD, X6, SPI6, SPI1, SPI2, NOR),
- PINMUX_CONSTANTS(225, GPIO_X7_AUD, X7, RES0, SPI1, SPI2, RES3),
- PINMUX_CONSTANTS(228, SDMMC3_CLK, A6, SDMMC3, RES1, RES2, SPI3),
- PINMUX_CONSTANTS(229, SDMMC3_CMD, A7, SDMMC3, PWM3, UA3, SPI3),
- PINMUX_CONSTANTS(230, SDMMC3_DAT0, B7, SDMMC3, RES1, RES2, SPI3),
- PINMUX_CONSTANTS(231, SDMMC3_DAT1, B6, SDMMC3, PWM2, UA3, SPI3),
- PINMUX_CONSTANTS(232, SDMMC3_DAT2, B5, SDMMC3, PWM1, DCA, SPI3),
- PINMUX_CONSTANTS(233, SDMMC3_DAT3, B4, SDMMC3, PWM0, DCB, SPI3),
- PINMUX_CONSTANTS(239, PEX_L0_RST_N, DD1, PE0, RES1, RES2, RES3),
- PINMUX_CONSTANTS(240, PEX_L0_CLKREQ_N, DD2, PE0, RES1, RES2, RES3),
- PINMUX_CONSTANTS(241, PEX_WAKE_N, DD3, PE, RES1, RES2, RES3),
- PINMUX_CONSTANTS(243, PEX_L1_RST_N, DD5, PE1, RES1, RES2, RES3),
- PINMUX_CONSTANTS(244, PEX_L1_CLKREQ_N, DD6, PE1, RES1, RES2, RES3),
- PINMUX_CONSTANTS(248, HDMI_CEC, EE3, CEC, RES1, RES2, RES3),
- PINMUX_CONSTANTS(249, SDMMC1_WP_N, V3, SDMMC1, CLK12M, SPI4, UA3),
- PINMUX_CONSTANTS(250, SDMMC3_CD_N, V2, SDMMC3, OWR, RES2, RES3),
- PINMUX_CONSTANTS(251, GPIO_W2_AUD, W2, SPI6, RES1, SPI2, I2C1),
- PINMUX_CONSTANTS(252, GPIO_W3_AUD, W3, SPI6, SPI1, SPI2, I2C1),
- PINMUX_CONSTANTS(253, USB_VBUS_EN0, N4, USB, RES1, RES2, RES3),
- PINMUX_CONSTANTS(254, USB_VBUS_EN1, N5, USB, RES1, RES2, RES3),
- PINMUX_CONSTANTS(255, SDMMC3_CLK_LB_IN, EE5, SDMMC3, RES1, RES2, RES3),
- PINMUX_CONSTANTS(256, SDMMC3_CLK_LB_OUT, EE4, SDMMC3, RES1, RES2, RES3),
- PINMUX_CONSTANTS(258, RESET_OUT_N, NONE258, RES0, RES1, RES2, RESET),
- PINMUX_CONSTANTS(259, KB_ROW16, T0, RES0, RES1, RES2, UC3),
- PINMUX_CONSTANTS(260, KB_ROW17, T1, RES0, RES1, RES2, UC3),
- PINMUX_CONSTANTS(261, USB_VBUS_EN2, FF1, USB, RES1, RES2, RES3),
- PINMUX_CONSTANTS(262, GPIO_PFF2, FF2, SATA, RES1, RES2, RES3),
- PINMUX_CONSTANTS(268, DP_HPD, FF0, DP, RES1, RES2, RES3),
-
- // Where do these go?
- /*
- PINMUX_JTAG_TRST_N_JTAG_TRST_N = 0,
-
- PINMUX_JTAG_TDO_JTAG_TDO = 0,
-
- PINMUX_JTAG_TMS_JTAG_TMS = 0,
-
- PINMUX_JTAG_TCK_JTAG_TCK = 0,
- // What do functions 1 and 2 do?
-
- PINMUX_JTAG_TDI_JTAG_TDI = 0,
- PINMUX_JTAG_TDI_PWR_BREAK = 1,
-
- PINMUX_TEST_MODE_EN_TEST_MODE_EN = 0,
- PINMUX_TEST_MODE_EN_VIMCLK_PRI = 1,
- PINMUX_TEST_MODE_EN_VIMCLK_ALT1 = 2,
- PINMUX_TEST_MODE_EN_VIMCLK_ALT3 = 3,
-
- PINMUX_DP_AUX_CH0_P_I2C_CLK = 0,
- PINMUX_DP_AUX_CH0_P_SDMMC3_DAT3 = 1,
- PINMUX_DP_AUX_CH0_P_PM3_PWM0 = 2,
- PINMUX_DP_AUX_CH0_P_DCB_LPM0 = 3,
-
- PINMUX_DP_AUX_CH0_N_I2C6_DAT = 0,
- PINMUX_DP_AUX_CH0_N_SDMMC3_DAT2 = 1,
- PINMUX_DP_AUX_CH0_N_PM3_PWM1 = 2,
- PINMUX_DP_AUX_CH0_N_DCA_LPM0 = 3,
- */
-};
-
-#endif /* __SOC_NVIDIA_TEGRA124_PINMUX_H__ */
diff --git a/src/soc/nvidia/tegra124/pmc.h b/src/soc/nvidia/tegra124/pmc.h
deleted file mode 100644
index 2dfdaad..0000000
--- a/src/soc/nvidia/tegra124/pmc.h
+++ /dev/null
@@ -1,389 +0,0 @@
-/*
- * Copyright (c) 2010 - 2013, NVIDIA CORPORATION. All rights reserved.
- *
- * This program is free software; you can redistribute it and/or modify it
- * under the terms and conditions of the GNU General Public License,
- * version 2, as published by the Free Software Foundation.
- *
- * This program is distributed in the hope it will be useful, but WITHOUT
- * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
- * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
- * more details.
- *
- * You should have received a copy of the GNU General Public License
- * along with this program. If not, see <http://www.gnu.org/licenses/>.
- */
-
-#ifndef _TEGRA124_PMC_H_
-#define _TEGRA124_PMC_H_
-
-#include <stdint.h>
-
-enum {
- POWER_PARTID_CRAIL = 0,
- POWER_PARTID_TD = 1,
- POWER_PARTID_VE = 2,
- POWER_PARTID_VDE = 4,
- POWER_PARTID_L2C = 5,
- POWER_PARTID_MPE = 6,
- POWER_PARTID_HEG = 7,
- POWER_PARTID_CE1 = 9,
- POWER_PARTID_CE2 = 10,
- POWER_PARTID_CE3 = 11,
- POWER_PARTID_CELP = 12,
- POWER_PARTID_CE0 = 14,
- POWER_PARTID_C0NC = 15,
- POWER_PARTID_C1NC = 16,
- POWER_PARTID_DIS = 18,
- POWER_PARTID_DISB = 19,
- POWER_PARTID_XUSBA = 20,
- POWER_PARTID_XUSBB = 21,
- POWER_PARTID_XUSBC = 22
-};
-
-struct tegra_pmc_regs {
- u32 cntrl;
- u32 sec_disable;
- u32 pmc_swrst;
- u32 wake_mask;
- u32 wake_lvl;
- u32 wake_status;
- u32 sw_wake_status;
- u32 dpd_pads_oride;
- u32 dpd_sample;
- u32 dpd_enable;
- u32 pwrgate_timer_off;
- u32 clamp_status;
- u32 pwrgate_toggle;
- u32 remove_clamping_cmd;
- u32 pwrgate_status;
- u32 pwrgood_timer;
- u32 blink_timer;
- u32 no_iopower;
- u32 pwr_det;
- u32 pwr_det_latch;
- u32 scratch0;
- u32 scratch1;
- u32 scratch2;
- u32 scratch3;
- u32 scratch4;
- u32 scratch5;
- u32 scratch6;
- u32 scratch7;
- u32 scratch8;
- u32 scratch9;
- u32 scratch10;
- u32 scratch11;
- u32 scratch12;
- u32 scratch13;
- u32 scratch14;
- u32 scratch15;
- u32 scratch16;
- u32 scratch17;
- u32 scratch18;
- u32 scratch19;
- u32 odmdata;
- u32 scratch21;
- u32 scratch22;
- u32 scratch23;
- u32 secure_scratch0;
- u32 secure_scratch1;
- u32 secure_scratch2;
- u32 secure_scratch3;
- u32 secure_scratch4;
- u32 secure_scratch5;
- u32 cpupwrgood_timer;
- u32 cpupwroff_timer;
- u32 pg_mask;
- u32 pg_mask_1;
- u32 auto_wake_lvl;
- u32 auto_wake_lvl_mask;
- u32 wake_delay;
- u32 pwr_det_val;
- u32 ddr_pwr;
- u32 usb_debounce_del;
- u32 usb_a0;
- u32 crypto_op;
- u32 pllp_wb0_override;
- u32 scratch24;
- u32 scratch25;
- u32 scratch26;
- u32 scratch27;
- u32 scratch28;
- u32 scratch29;
- u32 scratch30;
- u32 scratch31;
- u32 scratch32;
- u32 scratch33;
- u32 scratch34;
- u32 scratch35;
- u32 scratch36;
- u32 scratch37;
- u32 scratch38;
- u32 scratch39;
- u32 scratch40;
- u32 scratch41;
- u32 scratch42;
- u32 bondout_mirror[3];
- u32 sys_33v_en;
- u32 bondout_mirror_access;
- u32 gate;
- u32 wake2_mask;
- u32 wake2_lvl;
- u32 wake2_status;
- u32 sw_wake2_status;
- u32 auto_wake2_lvl_mask;
- u32 pg_mask_2;
- u32 pg_mask_ce1;
- u32 pg_mask_ce2;
- u32 pg_mask_ce3;
- u32 pwrgate_timer_ce[7];
- u32 pcx_edpd_cntrl;
- u32 osc_edpd_over;
- u32 clk_out_cntrl;
- u32 sata_pwrgt;
- u32 sensor_ctrl;
- u32 rst_status;
- u32 io_dpd_req;
- u32 io_dpd_status;
- u32 io_dpd2_req;
- u32 io_dpd2_status;
- u32 sel_dpd_tim;
- u32 vddp_sel;
- u32 ddr_cfg;
- u32 e_no_vttgen;
- u8 _rsv0[4];
- u32 pllm_wb0_override_freq;
- u32 test_pwrgate;
- u32 pwrgate_timer_mult;
- u32 dis_sel_dpd;
- u32 utmip_uhsic_triggers;
- u32 utmip_uhsic_saved_state;
- u32 utmip_pad_cfg;
- u32 utmip_term_pad_cfg;
- u32 utmip_uhsic_sleep_cfg;
- u32 utmip_uhsic_sleepwalk_cfg;
- u32 utmip_sleepwalk_p[3];
- u32 uhsic_sleepwalk_p0;
- u32 utmip_uhsic_status;
- u32 utmip_uhsic_fake;
- u32 bondout_mirror3[5 - 3];
- u32 secure_scratch6;
- u32 secure_scratch7;
- u32 scratch43;
- u32 scratch44;
- u32 scratch45;
- u32 scratch46;
- u32 scratch47;
- u32 scratch48;
- u32 scratch49;
- u32 scratch50;
- u32 scratch51;
- u32 scratch52;
- u32 scratch53;
- u32 scratch54;
- u32 scratch55;
- u32 scratch0_eco;
- u32 por_dpd_ctrl;
- u32 scratch2_eco;
- u32 utmip_uhsic_line_wakeup;
- u32 utmip_bias_master_cntrl;
- u32 utmip_master_config;
- u32 td_pwrgate_inter_part_timer;
- u32 utmip_uhsic2_triggers;
- u32 utmip_uhsic2_saved_state;
- u32 utmip_uhsic2_sleep_cfg;
- u32 utmip_uhsic2_sleepwalk_cfg;
- u32 uhsic2_sleepwalk_p1;
- u32 utmip_uhsic2_status;
- u32 utmip_uhsic2_fake;
- u32 utmip_uhsic2_line_wakeup;
- u32 utmip_master2_config;
- u32 utmip_uhsic_rpd_cfg;
- u32 pg_mask_ce0;
- u32 pg_mask3[5 - 3];
- u32 pllm_wb0_override2;
- u32 tsc_mult;
- u32 cpu_vsense_override;
- u32 glb_amap_cfg;
- u32 sticky_bits;
- u32 sec_disable2;
- u32 weak_bias;
- u32 reg_short;
- u32 pg_mask_andor;
- u8 _rsv1[0x2c];
- u32 secure_scratch8;
- u32 secure_scratch9;
- u32 secure_scratch10;
- u32 secure_scratch11;
- u32 secure_scratch12;
- u32 secure_scratch13;
- u32 secure_scratch14;
- u32 secure_scratch15;
- u32 secure_scratch16;
- u32 secure_scratch17;
- u32 secure_scratch18;
- u32 secure_scratch19;
- u32 secure_scratch20;
- u32 secure_scratch21;
- u32 secure_scratch22;
- u32 secure_scratch23;
- u32 secure_scratch24;
- u32 secure_scratch25;
- u32 secure_scratch26;
- u32 secure_scratch27;
- u32 secure_scratch28;
- u32 secure_scratch29;
- u32 secure_scratch30;
- u32 secure_scratch31;
- u32 secure_scratch32;
- u32 secure_scratch33;
- u32 secure_scratch34;
- u32 secure_scratch35;
- u8 _rsv2[0xd0];
- u32 cntrl2;
- u8 _rsv3[0x18];
- u32 io_dpd3_req;
- u32 io_dqd3_status;
- u32 strapping_opt_a;
- u8 _rsv4[0x198];
- u32 scratch56;
- u32 scratch57;
- u32 scratch58;
- u32 scratch59;
- u32 scratch60;
- u32 scratch61;
- u32 scratch62;
- u32 scratch63;
- u32 scratch64;
- u32 scratch65;
- u32 scratch66;
- u32 scratch67;
- u32 scratch68;
- u32 scratch69;
- u32 scratch70;
- u32 scratch71;
- u32 scratch72;
- u32 scratch73;
- u32 scratch74;
- u32 scratch75;
- u32 scratch76;
- u32 scratch77;
- u32 scratch78;
- u32 scratch79;
- u32 scratch80;
- u32 scratch81;
- u32 scratch82;
- u32 scratch83;
- u32 scratch84;
- u32 scratch85;
- u32 scratch86;
- u32 scratch87;
- u32 scratch88;
- u32 scratch89;
- u32 scratch90;
- u32 scratch91;
- u32 scratch92;
- u32 scratch93;
- u32 scratch94;
- u32 scratch95;
- u32 scratch96;
- u32 scratch97;
- u32 scratch98;
- u32 scratch99;
- u32 scratch100;
- u32 scratch101;
- u32 scratch102;
- u32 scratch103;
- u32 scratch104;
- u32 scratch105;
- u32 scratch106;
- u32 scratch107;
- u32 scratch108;
- u32 scratch109;
- u32 scratch110;
- u32 scratch111;
- u32 scratch112;
- u32 scratch113;
- u32 scratch114;
- u32 scratch115;
- u32 scratch116;
- u32 scratch117;
- u32 scratch118;
- u32 scratch119;
-};
-
-check_member(tegra_pmc_regs, scratch119, 0x6fc);
-
-enum {
- PMC_PWRGATE_TOGGLE_PARTID_MASK = 0x1f,
- PMC_PWRGATE_TOGGLE_PARTID_SHIFT = 0,
- PMC_PWRGATE_TOGGLE_START = 0x1 << 8
-};
-
-enum {
- PMC_CNTRL_KBC_CLK_DIS = 0x1 << 0,
- PMC_CNTRL_RTC_CLK_DIS = 0x1 << 1,
- PMC_CNTRL_RTC_RST = 0x1 << 2,
- PMC_CNTRL_KBC_RST = 0x1 << 3,
- PMC_CNTRL_MAIN_RST = 0x1 << 4,
- PMC_CNTRL_LATCHWAKE_EN = 0x1 << 5,
- PMC_CNTRL_GLITCHDET_DIS = 0x1 << 6,
- PMC_CNTRL_BLINK_EN = 0x1 << 7,
- PMC_CNTRL_PWRREQ_POLARITY = 0x1 << 8,
- PMC_CNTRL_PWRREQ_OE = 0x1 << 9,
- PMC_CNTRL_SYSCLK_POLARITY = 0x1 << 10,
- PMC_CNTRL_SYSCLK_OE = 0x1 << 11,
- PMC_CNTRL_PWRGATE_DIS = 0x1 << 12,
- PMC_CNTRL_AOINIT = 0x1 << 13,
- PMC_CNTRL_SIDE_EFFECT_LP0 = 0x1 << 14,
- PMC_CNTRL_CPUPWRREQ_POLARITY = 0x1 << 15,
- PMC_CNTRL_CPUPWRREQ_OE = 0x1 << 16,
- PMC_CNTRL_INTR_POLARITY = 0x1 << 17,
- PMC_CNTRL_FUSE_OVERRIDE = 0x1 << 18,
- PMC_CNTRL_CPUPWRGOOD_EN = 0x1 << 19,
- PMC_CNTRL_CPUPWRGOOD_SEL_SHIFT = 20,
- PMC_CNTRL_CPUPWRGOOD_SEL_MASK =
- 0x3 << PMC_CNTRL_CPUPWRGOOD_SEL_SHIFT
-};
-
-enum {
- PMC_DDR_PWR_EMMC_MASK = 1 << 1,
- PMC_DDR_PWR_VAL_MASK = 1 << 0,
-};
-
-enum {
- PMC_DDR_CFG_PKG_MASK = 1 << 0,
- PMC_DDR_CFG_IF_MASK = 1 << 1,
- PMC_DDR_CFG_XM0_RESET_TRI_MASK = 1 << 12,
- PMC_DDR_CFG_XM0_RESET_DPDIO_MASK = 1 << 13,
-};
-
-enum {
- PMC_NO_IOPOWER_MEM_MASK = 1 << 7,
- PMC_NO_IOPOWER_MEM_COMP_MASK = 1 << 16,
-};
-
-enum {
- PMC_POR_DPD_CTRL_MEM0_ADDR0_CLK_SEL_DPD_MASK = 1 << 0,
- PMC_POR_DPD_CTRL_MEM0_ADDR1_CLK_SEL_DPD_MASK = 1 << 1,
- PMC_POR_DPD_CTRL_MEM0_HOLD_CKE_LOW_OVR_MASK = 1 << 31,
-};
-
-enum {
- PMC_CNTRL2_HOLD_CKE_LOW_EN = 0x1 << 12
-};
-
-enum {
- PMC_OSC_EDPD_OVER_XOFS_SHIFT = 1,
- PMC_OSC_EDPD_OVER_XOFS_MASK =
- 0x3f << PMC_OSC_EDPD_OVER_XOFS_SHIFT
-};
-
-enum {
- PMC_STRAPPING_OPT_A_RAM_CODE_SHIFT = 4,
- PMC_STRAPPING_OPT_A_RAM_CODE_MASK =
- 0xf << PMC_STRAPPING_OPT_A_RAM_CODE_SHIFT,
-};
-
-#endif /* _TEGRA124_PMC_H_ */
diff --git a/src/soc/nvidia/tegra124/power.c b/src/soc/nvidia/tegra124/power.c
index 75f0494..825b27b 100644
--- a/src/soc/nvidia/tegra124/power.c
+++ b/src/soc/nvidia/tegra124/power.c
@@ -22,10 +22,9 @@
#include <console/console.h>
#include <soc/addressmap.h>
#include <soc/clock.h>
-
-#include "pmc.h"
-#include "power.h"
-#include "flow.h"
+#include <soc/flow.h>
+#include <soc/pmc.h>
+#include <soc/power.h>
static struct tegra_pmc_regs * const pmc = (void *)TEGRA_PMC_BASE;
static struct flow_ctlr * const flow = (void *)TEGRA_FLOW_BASE;
diff --git a/src/soc/nvidia/tegra124/power.h b/src/soc/nvidia/tegra124/power.h
deleted file mode 100644
index 889dede..0000000
--- a/src/soc/nvidia/tegra124/power.h
+++ /dev/null
@@ -1,40 +0,0 @@
-/*
- * This file is part of the coreboot project.
- *
- * Copyright 2013 Google Inc.
- *
- * This program is free software; you can redistribute it and/or modify
- * it under the terms of the GNU General Public License as published by
- * the Free Software Foundation; version 2 of the License.
- *
- * This program is distributed in the hope that it will be useful,
- * but WITHOUT ANY WARRANTY; without even the implied warranty of
- * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
- * GNU General Public License for more details.
- *
- * You should have received a copy of the GNU General Public License
- * along with this program; if not, write to the Free Software
- * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
- */
-
-#ifndef __SOC_NVIDIA_TEGRA124_POWER_H__
-#define __SOC_NVIDIA_TEGRA124_POWER_H__
-
-// This function does not enable the external power to the rail, it enables
-// the rail itself internal to the SOC.
-void power_enable_and_ungate_cpu(void);
-
-// power_reset_status returns one of the following possible sources for the
-// most recent reset.
-enum {
- POWER_RESET_POR = 0,
- POWER_RESET_WATCHDOG = 1,
- POWER_RESET_SENSOR = 2,
- POWER_RESET_SW_MAIN = 3,
- POWER_RESET_LP0 = 4
-};
-int power_reset_status(void);
-
-void ram_repair(void);
-
-#endif /* __SOC_NVIDIA_TEGRA124_POWER_H__ */
diff --git a/src/soc/nvidia/tegra124/sdram.c b/src/soc/nvidia/tegra124/sdram.c
index 82219b1..d094c18 100644
--- a/src/soc/nvidia/tegra124/sdram.c
+++ b/src/soc/nvidia/tegra124/sdram.c
@@ -22,13 +22,13 @@
#include <delay.h>
#include <soc/addressmap.h>
#include <soc/clock.h>
+#include <soc/emc.h>
+#include <soc/mc.h>
+#include <soc/pmc.h>
+#include <soc/sdram.h>
#include <stdlib.h>
#include <symbols.h>
-#include "emc.h"
-#include "mc.h"
-#include "pmc.h"
-#include "sdram.h"
static void sdram_patch(uintptr_t addr, uint32_t value)
{
diff --git a/src/soc/nvidia/tegra124/sdram.h b/src/soc/nvidia/tegra124/sdram.h
deleted file mode 100644
index d32ce37..0000000
--- a/src/soc/nvidia/tegra124/sdram.h
+++ /dev/null
@@ -1,33 +0,0 @@
-/*
- * This file is part of the coreboot project.
- *
- * Copyright 2013 Google Inc.
- *
- * This program is free software; you can redistribute it and/or modify
- * it under the terms of the GNU General Public License as published by
- * the Free Software Foundation; version 2 of the License.
- *
- * This program is distributed in the hope that it will be useful,
- * but WITHOUT ANY WARRANTY; without even the implied warranty of
- * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
- * GNU General Public License for more details.
- *
- * You should have received a copy of the GNU General Public License
- * along with this program; if not, write to the Free Software
- * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
- */
-
-#ifndef __SOC_NVIDIA_TEGRA124_SDRAM_H__
-#define __SOC_NVIDIA_TEGRA124_SDRAM_H__
-
-#include "sdram_param.h"
-
-uint32_t sdram_get_ram_code(void);
-void sdram_init(const struct sdram_params *param);
-int sdram_size_mb(void);
-uintptr_t sdram_max_addressable_mb(void);
-
-/* Save params to PMC scratch registers for use by BootROM on LP0 resume. */
-void sdram_lp0_save_params(const struct sdram_params *sdram);
-
-#endif /* __SOC_NVIDIA_TEGRA124_SDRAM_H__ */
diff --git a/src/soc/nvidia/tegra124/sdram_lp0.c b/src/soc/nvidia/tegra124/sdram_lp0.c
index 0cd814e..11e8bc0 100644
--- a/src/soc/nvidia/tegra124/sdram_lp0.c
+++ b/src/soc/nvidia/tegra124/sdram_lp0.c
@@ -17,12 +17,11 @@
#include <arch/cache.h>
#include <console/console.h>
-#include <stdlib.h>
#include <soc/addressmap.h>
-
-#include "clk_rst.h"
-#include "pmc.h"
-#include "sdram.h"
+#include <soc/clk_rst.h>
+#include <soc/pmc.h>
+#include <soc/sdram.h>
+#include <stdlib.h>
/*
* This function reads SDRAM parameters (and a few CLK_RST regsiter values) from
diff --git a/src/soc/nvidia/tegra124/sdram_param.h b/src/soc/nvidia/tegra124/sdram_param.h
deleted file mode 100644
index c845611..0000000
--- a/src/soc/nvidia/tegra124/sdram_param.h
+++ /dev/null
@@ -1,818 +0,0 @@
-/*
- * Copyright (c) 2013, NVIDIA CORPORATION. All rights reserved.
- * Copyright 2013 Google Inc.
- *
- * This program is free software; you can redistribute it and/or modify it
- * under the terms and conditions of the GNU General Public License,
- * version 2, as published by the Free Software Foundation.
- *
- * This program is distributed in the hope it will be useful, but WITHOUT
- * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
- * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
- * more details.
- *
- * You should have received a copy of the GNU General Public License
- * along with this program. If not, see <http://www.gnu.org/licenses/>.
- *
- * See file CREDITS for list of people who contributed to this
- * project.
- */
-
-/**
- * Defines the SDRAM parameter structure.
- *
- * Note that PLLM is used by EMC. The field names are in camel case to ease
- * directly converting BCT config files (*.cfg) into C structure.
- */
-
-#ifndef __SOC_NVIDIA_TEGRA124_SDRAM_PARAM_H__
-#define __SOC_NVIDIA_TEGRA124_SDRAM_PARAM_H__
-
-#include <stddef.h>
-#include <stdint.h>
-
-enum {
- /* Specifies the memory type to be undefined */
- NvBootMemoryType_None = 0,
-
- /* Specifies the memory type to be DDR SDRAM */
- NvBootMemoryType_Ddr = 0,
-
- /* Specifies the memory type to be LPDDR SDRAM */
- NvBootMemoryType_LpDdr = 0,
-
- /* Specifies the memory type to be DDR2 SDRAM */
- NvBootMemoryType_Ddr2 = 0,
-
- /* Specifies the memory type to be LPDDR2 SDRAM */
- NvBootMemoryType_LpDdr2,
-
- /* Specifies the memory type to be DDR3 SDRAM */
- NvBootMemoryType_Ddr3,
-
- NvBootMemoryType_Num,
-
- /* Specifies an entry in the ram_code table that's not in use */
- NvBootMemoryType_Unused = 0X7FFFFFF,
-};
-
-enum {
- BOOT_ROM_PATCH_CONTROL_ENABLE_MASK = 0x1 << 31,
- BOOT_ROM_PATCH_CONTROL_OFFSET_SHIFT = 0,
- BOOT_ROM_PATCH_CONTROL_OFFSET_MASK = 0x7FFFFFFF << 0,
- BOOT_ROM_PATCH_CONTROL_BASE_ADDRESS = 0x70000000,
-
- EMC_ZCAL_WARM_COLD_BOOT_ENABLES_COLDBOOT_MASK = 1 << 0,
-};
-
-/**
- * Defines the SDRAM parameter structure
- */
-struct sdram_params {
-
- /* Specifies the type of memory device */
- uint32_t MemoryType;
-
- /* MC/EMC clock source configuration */
-
- /* Specifies the M value for PllM */
- uint32_t PllMInputDivider;
- /* Specifies the N value for PllM */
- uint32_t PllMFeedbackDivider;
- /* Specifies the time to wait for PLLM to lock (in microseconds) */
- uint32_t PllMStableTime;
- /* Specifies misc. control bits */
- uint32_t PllMSetupControl;
- /* Enables the Div by 2 */
- uint32_t PllMSelectDiv2;
- /* Powers down VCO output Level shifter */
- uint32_t PllMPDLshiftPh45;
- /* Powers down VCO output Level shifter */
- uint32_t PllMPDLshiftPh90;
- /* Powers down VCO output Level shifter */
- uint32_t PllMPDLshiftPh135;
- /* Specifies value for Charge Pump Gain Control */
- uint32_t PllMKCP;
- /* Specifies VCO gain */
- uint32_t PllMKVCO;
- /* Spare BCT param */
- uint32_t EmcBctSpare0;
- /* Spare BCT param */
- uint32_t EmcBctSpare1;
- /* Spare BCT param */
- uint32_t EmcBctSpare2;
- /* Spare BCT param */
- uint32_t EmcBctSpare3;
- /* Spare BCT param */
- uint32_t EmcBctSpare4;
- /* Spare BCT param */
- uint32_t EmcBctSpare5;
- /* Spare BCT param */
- uint32_t EmcBctSpare6;
- /* Spare BCT param */
- uint32_t EmcBctSpare7;
- /* Spare BCT param */
- uint32_t EmcBctSpare8;
- /* Spare BCT param */
- uint32_t EmcBctSpare9;
- /* Spare BCT param */
- uint32_t EmcBctSpare10;
- /* Spare BCT param */
- uint32_t EmcBctSpare11;
- /* Defines EMC_2X_CLK_SRC, EMC_2X_CLK_DIVISOR, EMC_INVERT_DCD */
- uint32_t EmcClockSource;
-
- /* Auto-calibration of EMC pads */
-
- /* Specifies the value for EMC_AUTO_CAL_INTERVAL */
- uint32_t EmcAutoCalInterval;
- /*
- * Specifies the value for EMC_AUTO_CAL_CONFIG
- * Note: Trigger bits are set by the SDRAM code.
- */
- uint32_t EmcAutoCalConfig;
-
- /* Specifies the value for EMC_AUTO_CAL_CONFIG2 */
- uint32_t EmcAutoCalConfig2;
-
- /* Specifies the value for EMC_AUTO_CAL_CONFIG3 */
- uint32_t EmcAutoCalConfig3;
-
- /*
- * Specifies the time for the calibration
- * to stabilize (in microseconds)
- */
- uint32_t EmcAutoCalWait;
-
- /*
- * DRAM size information
- * Specifies the value for EMC_ADR_CFG
- */
- uint32_t EmcAdrCfg;
-
- /*
- * Specifies the time to wait after asserting pin
- * CKE (in microseconds)
- */
- uint32_t EmcPinProgramWait;
- /* Specifies the extra delay before/after pin RESET/CKE command */
- uint32_t EmcPinExtraWait;
- /*
- * Specifies the extra delay after the first writing
- * of EMC_TIMING_CONTROL
- */
- uint32_t EmcTimingControlWait;
-
- /* Timing parameters required for the SDRAM */
-
- /* Specifies the value for EMC_RC */
- uint32_t EmcRc;
- /* Specifies the value for EMC_RFC */
- uint32_t EmcRfc;
- /* Specifies the value for EMC_RFC_SLR */
- uint32_t EmcRfcSlr;
- /* Specifies the value for EMC_RAS */
- uint32_t EmcRas;
- /* Specifies the value for EMC_RP */
- uint32_t EmcRp;
- /* Specifies the value for EMC_R2R */
- uint32_t EmcR2r;
- /* Specifies the value for EMC_W2W */
- uint32_t EmcW2w;
- /* Specifies the value for EMC_R2W */
- uint32_t EmcR2w;
- /* Specifies the value for EMC_W2R */
- uint32_t EmcW2r;
- /* Specifies the value for EMC_R2P */
- uint32_t EmcR2p;
- /* Specifies the value for EMC_W2P */
- uint32_t EmcW2p;
- /* Specifies the value for EMC_RD_RCD */
- uint32_t EmcRdRcd;
- /* Specifies the value for EMC_WR_RCD */
- uint32_t EmcWrRcd;
- /* Specifies the value for EMC_RRD */
- uint32_t EmcRrd;
- /* Specifies the value for EMC_REXT */
- uint32_t EmcRext;
- /* Specifies the value for EMC_WEXT */
- uint32_t EmcWext;
- /* Specifies the value for EMC_WDV */
- uint32_t EmcWdv;
- /* Specifies the value for EMC_WDV_MASK */
- uint32_t EmcWdvMask;
- /* Specifies the value for EMC_QUSE */
- uint32_t EmcQUse;
- /* Specifies the value for EMC_QUSE_WIDTH */
- uint32_t EmcQuseWidth;
- /* Specifies the value for EMC_IBDLY */
- uint32_t EmcIbdly;
- /* Specifies the value for EMC_EINPUT */
- uint32_t EmcEInput;
- /* Specifies the value for EMC_EINPUT_DURATION */
- uint32_t EmcEInputDuration;
- /* Specifies the value for EMC_PUTERM_EXTRA */
- uint32_t EmcPutermExtra;
- /* Specifies the value for EMC_PUTERM_WIDTH */
- uint32_t EmcPutermWidth;
- /* Specifies the value for EMC_PUTERM_ADJ */
- uint32_t EmcPutermAdj;
- /* Specifies the value for EMC_CDB_CNTL_1 */
- uint32_t EmcCdbCntl1;
- /* Specifies the value for EMC_CDB_CNTL_2 */
- uint32_t EmcCdbCntl2;
- /* Specifies the value for EMC_CDB_CNTL_3 */
- uint32_t EmcCdbCntl3;
- /* Specifies the value for EMC_QRST */
- uint32_t EmcQRst;
- /* Specifies the value for EMC_QSAFE */
- uint32_t EmcQSafe;
- /* Specifies the value for EMC_RDV */
- uint32_t EmcRdv;
- /* Specifies the value for EMC_RDV_MASK */
- uint32_t EmcRdvMask;
- /* Specifies the value for EMC_QPOP */
- uint32_t EmcQpop;
- /* Specifies the value for EMC_CTT */
- uint32_t EmcCtt;
- /* Specifies the value for EMC_CTT_DURATION */
- uint32_t EmcCttDuration;
- /* Specifies the value for EMC_REFRESH */
- uint32_t EmcRefresh;
- /* Specifies the value for EMC_BURST_REFRESH_NUM */
- uint32_t EmcBurstRefreshNum;
- /* Specifies the value for EMC_PRE_REFRESH_REQ_CNT */
- uint32_t EmcPreRefreshReqCnt;
- /* Specifies the value for EMC_PDEX2WR */
- uint32_t EmcPdEx2Wr;
- /* Specifies the value for EMC_PDEX2RD */
- uint32_t EmcPdEx2Rd;
- /* Specifies the value for EMC_PCHG2PDEN */
- uint32_t EmcPChg2Pden;
- /* Specifies the value for EMC_ACT2PDEN */
- uint32_t EmcAct2Pden;
- /* Specifies the value for EMC_AR2PDEN */
- uint32_t EmcAr2Pden;
- /* Specifies the value for EMC_RW2PDEN */
- uint32_t EmcRw2Pden;
- /* Specifies the value for EMC_TXSR */
- uint32_t EmcTxsr;
- /* Specifies the value for EMC_TXSRDLL */
- uint32_t EmcTxsrDll;
- /* Specifies the value for EMC_TCKE */
- uint32_t EmcTcke;
- /* Specifies the value for EMC_TCKESR */
- uint32_t EmcTckesr;
- /* Specifies the value for EMC_TPD */
- uint32_t EmcTpd;
- /* Specifies the value for EMC_TFAW */
- uint32_t EmcTfaw;
- /* Specifies the value for EMC_TRPAB */
- uint32_t EmcTrpab;
- /* Specifies the value for EMC_TCLKSTABLE */
- uint32_t EmcTClkStable;
- /* Specifies the value for EMC_TCLKSTOP */
- uint32_t EmcTClkStop;
- /* Specifies the value for EMC_TREFBW */
- uint32_t EmcTRefBw;
-
- /* FBIO configuration values */
-
- /* Specifies the value for EMC_FBIO_CFG5 */
- uint32_t EmcFbioCfg5;
- /* Specifies the value for EMC_FBIO_CFG6 */
- uint32_t EmcFbioCfg6;
- /* Specifies the value for EMC_FBIO_SPARE */
- uint32_t EmcFbioSpare;
-
- /* Specifies the value for EMC_CFG_RSV */
- uint32_t EmcCfgRsv;
-
- /* MRS command values */
-
- /* Specifies the value for EMC_MRS */
- uint32_t EmcMrs;
- /* Specifies the MP0 command to initialize mode registers */
- uint32_t EmcEmrs;
- /* Specifies the MP2 command to initialize mode registers */
- uint32_t EmcEmrs2;
- /* Specifies the MP3 command to initialize mode registers */
- uint32_t EmcEmrs3;
- /* Specifies the programming to LPDDR2 Mode Register 1 at cold boot */
- uint32_t EmcMrw1;
- /* Specifies the programming to LPDDR2 Mode Register 2 at cold boot */
- uint32_t EmcMrw2;
- /* Specifies the programming to LPDDR2 Mode Register 3 at cold boot */
- uint32_t EmcMrw3;
- /* Specifies the programming to LPDDR2 Mode Register 11 at cold boot */
- uint32_t EmcMrw4;
- /*
- * Specifies the programming to extra LPDDR2 Mode Register
- * at cold boot
- */
- uint32_t EmcMrwExtra;
- /*
- * Specifies the programming to extra LPDDR2 Mode Register
- * at warm boot
- */
- uint32_t EmcWarmBootMrwExtra;
- /*
- * Specify the enable of extra Mode Register programming at
- * warm boot
- */
- uint32_t EmcWarmBootExtraModeRegWriteEnable;
- /*
- * Specify the enable of extra Mode Register programming at
- * cold boot
- */
- uint32_t EmcExtraModeRegWriteEnable;
-
- /* Specifies the EMC_MRW reset command value */
- uint32_t EmcMrwResetCommand;
- /* Specifies the EMC Reset wait time (in microseconds) */
- uint32_t EmcMrwResetNInitWait;
- /* Specifies the value for EMC_MRS_WAIT_CNT */
- uint32_t EmcMrsWaitCnt;
- /* Specifies the value for EMC_MRS_WAIT_CNT2 */
- uint32_t EmcMrsWaitCnt2;
-
- /* EMC miscellaneous configurations */
-
- /* Specifies the value for EMC_CFG */
- uint32_t EmcCfg;
- /* Specifies the value for EMC_CFG_2 */
- uint32_t EmcCfg2;
- /* Specifies the pipe bypass controls */
- uint32_t EmcCfgPipe;
- /* Specifies the value for EMC_DBG */
- uint32_t EmcDbg;
- /* Specifies the value for EMC_CMDQ */
- uint32_t EmcCmdQ;
- /* Specifies the value for EMC_MC2EMCQ */
- uint32_t EmcMc2EmcQ;
- /* Specifies the value for EMC_DYN_SELF_REF_CONTROL */
- uint32_t EmcDynSelfRefControl;
-
- /* Specifies the value for MEM_INIT_DONE */
- uint32_t AhbArbitrationXbarCtrlMemInitDone;
-
- /* Specifies the value for EMC_CFG_DIG_DLL */
- uint32_t EmcCfgDigDll;
- /* Specifies the value for EMC_CFG_DIG_DLL_PERIOD */
- uint32_t EmcCfgDigDllPeriod;
- /* Specifies the value of *DEV_SELECTN of various EMC registers */
- uint32_t EmcDevSelect;
-
- /* Specifies the value for EMC_SEL_DPD_CTRL */
- uint32_t EmcSelDpdCtrl;
-
- /* Pads trimmer delays */
-
- /* Specifies the value for EMC_DLL_XFORM_DQS0 */
- uint32_t EmcDllXformDqs0;
- /* Specifies the value for EMC_DLL_XFORM_DQS1 */
- uint32_t EmcDllXformDqs1;
- /* Specifies the value for EMC_DLL_XFORM_DQS2 */
- uint32_t EmcDllXformDqs2;
- /* Specifies the value for EMC_DLL_XFORM_DQS3 */
- uint32_t EmcDllXformDqs3;
- /* Specifies the value for EMC_DLL_XFORM_DQS4 */
- uint32_t EmcDllXformDqs4;
- /* Specifies the value for EMC_DLL_XFORM_DQS5 */
- uint32_t EmcDllXformDqs5;
- /* Specifies the value for EMC_DLL_XFORM_DQS6 */
- uint32_t EmcDllXformDqs6;
- /* Specifies the value for EMC_DLL_XFORM_DQS7 */
- uint32_t EmcDllXformDqs7;
- /* Specifies the value for EMC_DLL_XFORM_DQS8 */
- uint32_t EmcDllXformDqs8;
- /* Specifies the value for EMC_DLL_XFORM_DQS9 */
- uint32_t EmcDllXformDqs9;
- /* Specifies the value for EMC_DLL_XFORM_DQS10 */
- uint32_t EmcDllXformDqs10;
- /* Specifies the value for EMC_DLL_XFORM_DQS11 */
- uint32_t EmcDllXformDqs11;
- /* Specifies the value for EMC_DLL_XFORM_DQS12 */
- uint32_t EmcDllXformDqs12;
- /* Specifies the value for EMC_DLL_XFORM_DQS13 */
- uint32_t EmcDllXformDqs13;
- /* Specifies the value for EMC_DLL_XFORM_DQS14 */
- uint32_t EmcDllXformDqs14;
- /* Specifies the value for EMC_DLL_XFORM_DQS15 */
- uint32_t EmcDllXformDqs15;
- /* Specifies the value for EMC_DLL_XFORM_QUSE0 */
- uint32_t EmcDllXformQUse0;
- /* Specifies the value for EMC_DLL_XFORM_QUSE1 */
- uint32_t EmcDllXformQUse1;
- /* Specifies the value for EMC_DLL_XFORM_QUSE2 */
- uint32_t EmcDllXformQUse2;
- /* Specifies the value for EMC_DLL_XFORM_QUSE3 */
- uint32_t EmcDllXformQUse3;
- /* Specifies the value for EMC_DLL_XFORM_QUSE4 */
- uint32_t EmcDllXformQUse4;
- /* Specifies the value for EMC_DLL_XFORM_QUSE5 */
- uint32_t EmcDllXformQUse5;
- /* Specifies the value for EMC_DLL_XFORM_QUSE6 */
- uint32_t EmcDllXformQUse6;
- /* Specifies the value for EMC_DLL_XFORM_QUSE7 */
- uint32_t EmcDllXformQUse7;
- /* Specifies the value for EMC_DLL_XFORM_ADDR0 */
- uint32_t EmcDllXformAddr0;
- /* Specifies the value for EMC_DLL_XFORM_ADDR1 */
- uint32_t EmcDllXformAddr1;
- /* Specifies the value for EMC_DLL_XFORM_ADDR2 */
- uint32_t EmcDllXformAddr2;
- /* Specifies the value for EMC_DLL_XFORM_ADDR3 */
- uint32_t EmcDllXformAddr3;
- /* Specifies the value for EMC_DLL_XFORM_ADDR4 */
- uint32_t EmcDllXformAddr4;
- /* Specifies the value for EMC_DLL_XFORM_ADDR5 */
- uint32_t EmcDllXformAddr5;
- /* Specifies the value for EMC_DLL_XFORM_QUSE8 */
- uint32_t EmcDllXformQUse8;
- /* Specifies the value for EMC_DLL_XFORM_QUSE9 */
- uint32_t EmcDllXformQUse9;
- /* Specifies the value for EMC_DLL_XFORM_QUSE10 */
- uint32_t EmcDllXformQUse10;
- /* Specifies the value for EMC_DLL_XFORM_QUSE11 */
- uint32_t EmcDllXformQUse11;
- /* Specifies the value for EMC_DLL_XFORM_QUSE12 */
- uint32_t EmcDllXformQUse12;
- /* Specifies the value for EMC_DLL_XFORM_QUSE13 */
- uint32_t EmcDllXformQUse13;
- /* Specifies the value for EMC_DLL_XFORM_QUSE14 */
- uint32_t EmcDllXformQUse14;
- /* Specifies the value for EMC_DLL_XFORM_QUSE15 */
- uint32_t EmcDllXformQUse15;
- /* Specifies the value for EMC_DLI_TRIM_TXDQS0 */
- uint32_t EmcDliTrimTxDqs0;
- /* Specifies the value for EMC_DLI_TRIM_TXDQS1 */
- uint32_t EmcDliTrimTxDqs1;
- /* Specifies the value for EMC_DLI_TRIM_TXDQS2 */
- uint32_t EmcDliTrimTxDqs2;
- /* Specifies the value for EMC_DLI_TRIM_TXDQS3 */
- uint32_t EmcDliTrimTxDqs3;
- /* Specifies the value for EMC_DLI_TRIM_TXDQS4 */
- uint32_t EmcDliTrimTxDqs4;
- /* Specifies the value for EMC_DLI_TRIM_TXDQS5 */
- uint32_t EmcDliTrimTxDqs5;
- /* Specifies the value for EMC_DLI_TRIM_TXDQS6 */
- uint32_t EmcDliTrimTxDqs6;
- /* Specifies the value for EMC_DLI_TRIM_TXDQS7 */
- uint32_t EmcDliTrimTxDqs7;
- /* Specifies the value for EMC_DLI_TRIM_TXDQS8 */
- uint32_t EmcDliTrimTxDqs8;
- /* Specifies the value for EMC_DLI_TRIM_TXDQS9 */
- uint32_t EmcDliTrimTxDqs9;
- /* Specifies the value for EMC_DLI_TRIM_TXDQS10 */
- uint32_t EmcDliTrimTxDqs10;
- /* Specifies the value for EMC_DLI_TRIM_TXDQS11 */
- uint32_t EmcDliTrimTxDqs11;
- /* Specifies the value for EMC_DLI_TRIM_TXDQS12 */
- uint32_t EmcDliTrimTxDqs12;
- /* Specifies the value for EMC_DLI_TRIM_TXDQS13 */
- uint32_t EmcDliTrimTxDqs13;
- /* Specifies the value for EMC_DLI_TRIM_TXDQS14 */
- uint32_t EmcDliTrimTxDqs14;
- /* Specifies the value for EMC_DLI_TRIM_TXDQS15 */
- uint32_t EmcDliTrimTxDqs15;
- /* Specifies the value for EMC_DLL_XFORM_DQ0 */
- uint32_t EmcDllXformDq0;
- /* Specifies the value for EMC_DLL_XFORM_DQ1 */
- uint32_t EmcDllXformDq1;
- /* Specifies the value for EMC_DLL_XFORM_DQ2 */
- uint32_t EmcDllXformDq2;
- /* Specifies the value for EMC_DLL_XFORM_DQ3 */
- uint32_t EmcDllXformDq3;
- /* Specifies the value for EMC_DLL_XFORM_DQ4 */
- uint32_t EmcDllXformDq4;
- /* Specifies the value for EMC_DLL_XFORM_DQ5 */
- uint32_t EmcDllXformDq5;
- /* Specifies the value for EMC_DLL_XFORM_DQ6 */
- uint32_t EmcDllXformDq6;
- /* Specifies the value for EMC_DLL_XFORM_DQ7 */
- uint32_t EmcDllXformDq7;
-
- /*
- * Specifies the delay after asserting CKE pin during a WarmBoot0
- * sequence (in microseconds)
- */
- uint32_t WarmBootWait;
-
- /* Specifies the value for EMC_CTT_TERM_CTRL */
- uint32_t EmcCttTermCtrl;
-
- /* Specifies the value for EMC_ODT_WRITE */
- uint32_t EmcOdtWrite;
- /* Specifies the value for EMC_ODT_WRITE */
- uint32_t EmcOdtRead;
-
- /* Periodic ZQ calibration */
-
- /*
- * Specifies the value for EMC_ZCAL_INTERVAL
- * Value 0 disables ZQ calibration
- */
- uint32_t EmcZcalInterval;
- /* Specifies the value for EMC_ZCAL_WAIT_CNT */
- uint32_t EmcZcalWaitCnt;
- /* Specifies the value for EMC_ZCAL_MRW_CMD */
- uint32_t EmcZcalMrwCmd;
-
- /* DRAM initialization sequence flow control */
-
- /* Specifies the MRS command value for resetting DLL */
- uint32_t EmcMrsResetDll;
- /* Specifies the command for ZQ initialization of device 0 */
- uint32_t EmcZcalInitDev0;
- /* Specifies the command for ZQ initialization of device 1 */
- uint32_t EmcZcalInitDev1;
- /*
- * Specifies the wait time after programming a ZQ initialization
- * command (in microseconds)
- */
- uint32_t EmcZcalInitWait;
- /*
- * Specifies the enable for ZQ calibration at cold boot [bit 0]
- * and warm boot [bit 1]
- */
- uint32_t EmcZcalWarmColdBootEnables;
-
- /*
- * Specifies the MRW command to LPDDR2 for ZQ calibration
- * on warmboot
- */
- /* Is issued to both devices separately */
- uint32_t EmcMrwLpddr2ZcalWarmBoot;
- /*
- * Specifies the ZQ command to DDR3 for ZQ calibration on warmboot
- * Is issued to both devices separately
- */
- uint32_t EmcZqCalDdr3WarmBoot;
- /*
- * Specifies the wait time for ZQ calibration on warmboot
- * (in microseconds)
- */
- uint32_t EmcZcalWarmBootWait;
- /*
- * Specifies the enable for DRAM Mode Register programming
- * at warm boot
- */
- uint32_t EmcMrsWarmBootEnable;
- /*
- * Specifies the wait time after sending an MRS DLL reset command
- * in microseconds)
- */
- uint32_t EmcMrsResetDllWait;
- /* Specifies the extra MRS command to initialize mode registers */
- uint32_t EmcMrsExtra;
- /* Specifies the extra MRS command at warm boot */
- uint32_t EmcWarmBootMrsExtra;
- /* Specifies the EMRS command to enable the DDR2 DLL */
- uint32_t EmcEmrsDdr2DllEnable;
- /* Specifies the MRS command to reset the DDR2 DLL */
- uint32_t EmcMrsDdr2DllReset;
- /* Specifies the EMRS command to set OCD calibration */
- uint32_t EmcEmrsDdr2OcdCalib;
- /*
- * Specifies the wait between initializing DDR and setting OCD
- * calibration (in microseconds)
- */
- uint32_t EmcDdr2Wait;
- /* Specifies the value for EMC_CLKEN_OVERRIDE */
- uint32_t EmcClkenOverride;
- /* Specifies the value for MC_DIS_EXTRA_SNAP_LEVELS */
- uint32_t McDisExtraSnapLevels;
- /*
- * Specifies LOG2 of the extra refresh numbers after booting
- * Program 0 to disable
- */
- uint32_t EmcExtraRefreshNum;
- /* Specifies the master override for all EMC clocks */
- uint32_t EmcClkenOverrideAllWarmBoot;
- /* Specifies the master override for all MC clocks */
- uint32_t McClkenOverrideAllWarmBoot;
- /* Specifies digital dll period, choosing between 4 to 64 ms */
- uint32_t EmcCfgDigDllPeriodWarmBoot;
-
- /* Pad controls */
-
- /* Specifies the value for PMC_VDDP_SEL */
- uint32_t PmcVddpSel;
- /* Specifies the wait time after programming PMC_VDDP_SEL */
- uint32_t PmcVddpSelWait;
- /* Specifies the value for PMC_DDR_PWR */
- uint32_t PmcDdrPwr;
- /* Specifies the value for PMC_DDR_CFG */
- uint32_t PmcDdrCfg;
- /* Specifies the value for PMC_IO_DPD3_REQ */
- uint32_t PmcIoDpd3Req;
- /* Specifies the wait time after programming PMC_IO_DPD3_REQ */
- uint32_t PmcIoDpd3ReqWait;
- /* Specifies the value for PMC_REG_SHORT */
- uint32_t PmcRegShort;
- /* Specifies the value for PMC_NO_IOPOWER */
- uint32_t PmcNoIoPower;
- /* Specifies the wait time after programming PMC_POR_DPD_CTRL */
- uint32_t PmcPorDpdCtrlWait;
- /* Specifies the value for EMC_XM2CMDPADCTRL */
- uint32_t EmcXm2CmdPadCtrl;
- /* Specifies the value for EMC_XM2CMDPADCTRL2 */
- uint32_t EmcXm2CmdPadCtrl2;
- /* Specifies the value for EMC_XM2CMDPADCTRL3 */
- uint32_t EmcXm2CmdPadCtrl3;
- /* Specifies the value for EMC_XM2CMDPADCTRL4 */
- uint32_t EmcXm2CmdPadCtrl4;
- /* Specifies the value for EMC_XM2CMDPADCTRL5 */
- uint32_t EmcXm2CmdPadCtrl5;
- /* Specifies the value for EMC_XM2DQSPADCTRL */
- uint32_t EmcXm2DqsPadCtrl;
- /* Specifies the value for EMC_XM2DQSPADCTRL2 */
- uint32_t EmcXm2DqsPadCtrl2;
- /* Specifies the value for EMC_XM2DQSPADCTRL3 */
- uint32_t EmcXm2DqsPadCtrl3;
- /* Specifies the value for EMC_XM2DQSPADCTRL4 */
- uint32_t EmcXm2DqsPadCtrl4;
- /* Specifies the value for EMC_XM2DQSPADCTRL5 */
- uint32_t EmcXm2DqsPadCtrl5;
- /* Specifies the value for EMC_XM2DQSPADCTRL6 */
- uint32_t EmcXm2DqsPadCtrl6;
- /* Specifies the value for EMC_XM2DQPADCTRL */
- uint32_t EmcXm2DqPadCtrl;
- /* Specifies the value for EMC_XM2DQPADCTRL2 */
- uint32_t EmcXm2DqPadCtrl2;
- /* Specifies the value for EMC_XM2DQPADCTRL3 */
- uint32_t EmcXm2DqPadCtrl3;
- /* Specifies the value for EMC_XM2CLKPADCTRL */
- uint32_t EmcXm2ClkPadCtrl;
- /* Specifies the value for EMC_XM2CLKPADCTRL2 */
- uint32_t EmcXm2ClkPadCtrl2;
- /* Specifies the value for EMC_XM2COMPPADCTRL */
- uint32_t EmcXm2CompPadCtrl;
- /* Specifies the value for EMC_XM2VTTGENPADCTRL */
- uint32_t EmcXm2VttGenPadCtrl;
- /* Specifies the value for EMC_XM2VTTGENPADCTRL2 */
- uint32_t EmcXm2VttGenPadCtrl2;
- /* Specifies the value for EMC_XM2VTTGENPADCTRL3 */
- uint32_t EmcXm2VttGenPadCtrl3;
- /* Specifies the value for EMC_ACPD_CONTROL */
- uint32_t EmcAcpdControl;
-
- /* Specifies the value for EMC_SWIZZLE_RANK0_BYTE_CFG */
- uint32_t EmcSwizzleRank0ByteCfg;
- /* Specifies the value for EMC_SWIZZLE_RANK0_BYTE0 */
- uint32_t EmcSwizzleRank0Byte0;
- /* Specifies the value for EMC_SWIZZLE_RANK0_BYTE1 */
- uint32_t EmcSwizzleRank0Byte1;
- /* Specifies the value for EMC_SWIZZLE_RANK0_BYTE2 */
- uint32_t EmcSwizzleRank0Byte2;
- /* Specifies the value for EMC_SWIZZLE_RANK0_BYTE3 */
- uint32_t EmcSwizzleRank0Byte3;
- /* Specifies the value for EMC_SWIZZLE_RANK1_BYTE_CFG */
- uint32_t EmcSwizzleRank1ByteCfg;
- /* Specifies the value for EMC_SWIZZLE_RANK1_BYTE0 */
- uint32_t EmcSwizzleRank1Byte0;
- /* Specifies the value for EMC_SWIZZLE_RANK1_BYTE1 */
- uint32_t EmcSwizzleRank1Byte1;
- /* Specifies the value for EMC_SWIZZLE_RANK1_BYTE2 */
- uint32_t EmcSwizzleRank1Byte2;
- /* Specifies the value for EMC_SWIZZLE_RANK1_BYTE3 */
- uint32_t EmcSwizzleRank1Byte3;
-
- /* Specifies the value for EMC_DSR_VTTGEN_DRV */
- uint32_t EmcDsrVttgenDrv;
-
- /* Specifies the value for EMC_TXDSRVTTGEN */
- uint32_t EmcTxdsrvttgen;
- /* Specifies the value for EMC_BGBIAS_CTL */
- uint32_t EmcBgbiasCtl0;
-
- /* DRAM size information */
-
- /* Specifies the value for MC_EMEM_ADR_CFG */
- uint32_t McEmemAdrCfg;
- /* Specifies the value for MC_EMEM_ADR_CFG_DEV0 */
- uint32_t McEmemAdrCfgDev0;
- /* Specifies the value for MC_EMEM_ADR_CFG_DEV1 */
- uint32_t McEmemAdrCfgDev1;
- /* Specifies the value for MC_EMEM_BANK_SWIZZLE_CFG0 */
- uint32_t McEmemAdrCfgBankMask0;
- /* Specifies the value for MC_EMEM_BANK_SWIZZLE_CFG1 */
- uint32_t McEmemAdrCfgBankMask1;
- /* Specifies the value for MC_EMEM_BANK_SWIZZLE_CFG2 */
- uint32_t McEmemAdrCfgBankMask2;
- /* Specifies the value for MC_EMEM_BANK_SWIZZLE_CFG3 */
- uint32_t McEmemAdrCfgBankSwizzle3;
-
- /*
- * Specifies the value for MC_EMEM_CFG which holds the external memory
- * size (in KBytes)
- */
- uint32_t McEmemCfg;
-
- /* MC arbitration configuration */
-
- /* Specifies the value for MC_EMEM_ARB_CFG */
- uint32_t McEmemArbCfg;
- /* Specifies the value for MC_EMEM_ARB_OUTSTANDING_REQ */
- uint32_t McEmemArbOutstandingReq;
- /* Specifies the value for MC_EMEM_ARB_TIMING_RCD */
- uint32_t McEmemArbTimingRcd;
- /* Specifies the value for MC_EMEM_ARB_TIMING_RP */
- uint32_t McEmemArbTimingRp;
- /* Specifies the value for MC_EMEM_ARB_TIMING_RC */
- uint32_t McEmemArbTimingRc;
- /* Specifies the value for MC_EMEM_ARB_TIMING_RAS */
- uint32_t McEmemArbTimingRas;
- /* Specifies the value for MC_EMEM_ARB_TIMING_FAW */
- uint32_t McEmemArbTimingFaw;
- /* Specifies the value for MC_EMEM_ARB_TIMING_RRD */
- uint32_t McEmemArbTimingRrd;
- /* Specifies the value for MC_EMEM_ARB_TIMING_RAP2PRE */
- uint32_t McEmemArbTimingRap2Pre;
- /* Specifies the value for MC_EMEM_ARB_TIMING_WAP2PRE */
- uint32_t McEmemArbTimingWap2Pre;
- /* Specifies the value for MC_EMEM_ARB_TIMING_R2R */
- uint32_t McEmemArbTimingR2R;
- /* Specifies the value for MC_EMEM_ARB_TIMING_W2W */
- uint32_t McEmemArbTimingW2W;
- /* Specifies the value for MC_EMEM_ARB_TIMING_R2W */
- uint32_t McEmemArbTimingR2W;
- /* Specifies the value for MC_EMEM_ARB_TIMING_W2R */
- uint32_t McEmemArbTimingW2R;
- /* Specifies the value for MC_EMEM_ARB_DA_TURNS */
- uint32_t McEmemArbDaTurns;
- /* Specifies the value for MC_EMEM_ARB_DA_COVERS */
- uint32_t McEmemArbDaCovers;
- /* Specifies the value for MC_EMEM_ARB_MISC0 */
- uint32_t McEmemArbMisc0;
- /* Specifies the value for MC_EMEM_ARB_MISC1 */
- uint32_t McEmemArbMisc1;
- /* Specifies the value for MC_EMEM_ARB_RING1_THROTTLE */
- uint32_t McEmemArbRing1Throttle;
- /* Specifies the value for MC_EMEM_ARB_OVERRIDE */
- uint32_t McEmemArbOverride;
- /* Specifies the value for MC_EMEM_ARB_OVERRIDE_1 */
- uint32_t McEmemArbOverride1;
- /* Specifies the value for MC_EMEM_ARB_RSV */
- uint32_t McEmemArbRsv;
-
- /* Specifies the value for MC_CLKEN_OVERRIDE */
- uint32_t McClkenOverride;
-
- /* Specifies the value for MC_STAT_CONTROL */
- uint32_t McStatControl;
- /* Specifies the value for MC_DISPLAY_SNAP_RING */
- uint32_t McDisplaySnapRing;
- /* Specifies the value for MC_VIDEO_PROTECT_BOM */
- uint32_t McVideoProtectBom;
- /* Specifies the value for MC_VIDEO_PROTECT_BOM_ADR_HI */
- uint32_t McVideoProtectBomAdrHi;
- /* Specifies the value for MC_VIDEO_PROTECT_SIZE_MB */
- uint32_t McVideoProtectSizeMb;
- /* Specifies the value for MC_VIDEO_PROTECT_VPR_OVERRIDE */
- uint32_t McVideoProtectVprOverride;
- /* Specifies the value for MC_VIDEO_PROTECT_VPR_OVERRIDE1 */
- uint32_t McVideoProtectVprOverride1;
- /* Specifies the value for MC_VIDEO_PROTECT_GPU_OVERRIDE_0 */
- uint32_t McVideoProtectGpuOverride0;
- /* Specifies the value for MC_VIDEO_PROTECT_GPU_OVERRIDE_1 */
- uint32_t McVideoProtectGpuOverride1;
- /* Specifies the value for MC_SEC_CARVEOUT_BOM */
- uint32_t McSecCarveoutBom;
- /* Specifies the value for MC_SEC_CARVEOUT_ADR_HI */
- uint32_t McSecCarveoutAdrHi;
- /* Specifies the value for MC_SEC_CARVEOUT_SIZE_MB */
- uint32_t McSecCarveoutSizeMb;
- /* Specifies the value for MC_VIDEO_PROTECT_REG_CTRL.VIDEO_PROTECT_WRITE_ACCESS */
- uint32_t McVideoProtectWriteAccess;
- /* Specifies the value for MC_SEC_CARVEOUT_REG_CTRL.SEC_CARVEOUT_WRITE_ACCESS */
- uint32_t McSecCarveoutProtectWriteAccess;
-
- /* Specifies enable for CA training */
- uint32_t EmcCaTrainingEnable;
- /* Specifies the value for EMC_CA_TRAINING_TIMING_CNTRL1 */
- uint32_t EmcCaTrainingTimingCntl1;
- /* Specifies the value for EMC_CA_TRAINING_TIMING_CNTRL2 */
- uint32_t EmcCaTrainingTimingCntl2;
- /* Set if bit 6 select is greater than bit 7 select; uses aremc.spec packet SWIZZLE_BIT6_GT_BIT7 */
- uint32_t SwizzleRankByteEncode;
- /* Specifies enable and offset for patched boot rom write */
- uint32_t BootRomPatchControl;
- /* Specifies data for patched boot rom write */
- uint32_t BootRomPatchData;
- /* Specifies the value for MC_MTS_CARVEOUT_BOM */
- uint32_t McMtsCarveoutBom;
- /* Specifies the value for MC_MTS_CARVEOUT_ADR_HI */
- uint32_t McMtsCarveoutAdrHi;
- /* Specifies the value for MC_MTS_CARVEOUT_SIZE_MB */
- uint32_t McMtsCarveoutSizeMb;
- /* Specifies the value for MC_MTS_CARVEOUT_REG_CTRL */
- uint32_t McMtsCarveoutRegCtrl;
-
- /* End of generated code by warmboot_code_gen */
-};
-
-check_member(sdram_params, McMtsCarveoutRegCtrl, 0x4d0);
-
-#endif /* __SOC_NVIDIA_TEGRA124_SDRAM_PARAM_H__ */
diff --git a/src/soc/nvidia/tegra124/soc.c b/src/soc/nvidia/tegra124/soc.c
index 5da41a9..58da1eb 100644
--- a/src/soc/nvidia/tegra124/soc.c
+++ b/src/soc/nvidia/tegra124/soc.c
@@ -19,16 +19,17 @@
* Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
*/
+#include <arch/io.h>
#include <console/console.h>
#include <device/device.h>
-#include <arch/io.h>
#include <soc/nvidia/tegra/dc.h>
-#include <soc/nvidia/tegra124/sdram.h>
-#include "chip.h"
#include <soc/display.h>
+#include <soc/sdram.h>
#include <symbols.h>
#include <vendorcode/google/chromeos/chromeos.h>
+#include "chip.h"
+
/* this sucks, but for now, fb size/location are hardcoded.
* Will break if we get 2. Sigh.
* We assume it's all multiples of MiB for MMUs sake.
diff --git a/src/soc/nvidia/tegra124/sor.c b/src/soc/nvidia/tegra124/sor.c
index 3eaae0e..3de63f9 100644
--- a/src/soc/nvidia/tegra124/sor.c
+++ b/src/soc/nvidia/tegra124/sor.c
@@ -14,26 +14,26 @@
*
*/
-#include <console/console.h>
#include <arch/io.h>
-#include <stdint.h>
-#include <lib.h>
-#include <stdlib.h>
-#include <delay.h>
-#include <soc/addressmap.h>
-#include <device/device.h>
-#include <stdlib.h>
-#include <string.h>
-#include <cpu/cpu.h>
#include <boot/tables.h>
#include <cbmem.h>
+#include <console/console.h>
+#include <cpu/cpu.h>
+#include <delay.h>
+#include <lib.h>
+#include <device/device.h>
+#include <soc/addressmap.h>
+#include <soc/clk_rst.h>
+#include <soc/clock.h>
+#include <soc/display.h>
#include <soc/nvidia/tegra/dc.h>
-#include "sor.h"
#include <soc/nvidia/tegra/displayport.h>
-#include "clk_rst.h"
-#include <soc/clock.h>
+#include <soc/sor.h>
+#include <stdint.h>
+#include <stdlib.h>
+#include <string.h>
+
#include "chip.h"
-#include <soc/display.h>
#define DEBUG_SOR 0
diff --git a/src/soc/nvidia/tegra124/sor.h b/src/soc/nvidia/tegra124/sor.h
deleted file mode 100644
index 569cdb9..0000000
--- a/src/soc/nvidia/tegra124/sor.h
+++ /dev/null
@@ -1,928 +0,0 @@
-/*
- * drivers/video/tegra/dc/sor_regs.h
- *
- * Copyright (c) 2011-2013, NVIDIA Corporation.
- *
- * This software is licensed under the terms of the GNU General Public
- * License version 2, as published by the Free Software Foundation, and
- * may be copied, distributed, and modified under those terms.
- *
- * This program is distributed in the hope that it will be useful,
- * but WITHOUT ANY WARRANTY; without even the implied warranty of
- * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
- * GNU General Public License for more details.
- *
- */
-
-#ifndef __TEGRA124_SOR_H__
-#define __TEGRA124_SOR_H__
-
-#define NV_SOR_SUPER_STATE0 (0x1)
-#define NV_SOR_SUPER_STATE0_UPDATE_SHIFT (0)
-#define NV_SOR_SUPER_STATE0_UPDATE_DEFAULT_MASK (0x1)
-#define NV_SOR_SUPER_STATE1 (0x2)
-#define NV_SOR_SUPER_STATE1_ATTACHED_SHIFT (3)
-#define NV_SOR_SUPER_STATE1_ATTACHED_NO (0 << 3)
-#define NV_SOR_SUPER_STATE1_ATTACHED_YES (1 << 3)
-#define NV_SOR_SUPER_STATE1_ASY_ORMODE_SHIFT (2)
-#define NV_SOR_SUPER_STATE1_ASY_ORMODE_SAFE (0 << 2)
-#define NV_SOR_SUPER_STATE1_ASY_ORMODE_NORMAL (1 << 2)
-#define NV_SOR_SUPER_STATE1_ASY_HEAD_OP_SHIFT (0)
-#define NV_SOR_SUPER_STATE1_ASY_HEAD_OP_DEFAULT_MASK (0x3)
-#define NV_SOR_SUPER_STATE1_ASY_HEAD_OP_SLEEP (0)
-#define NV_SOR_SUPER_STATE1_ASY_HEAD_OP_SNOOZE (1)
-#define NV_SOR_SUPER_STATE1_ASY_HEAD_OP_AWAKE (2)
-#define NV_SOR_STATE0 (0x3)
-#define NV_SOR_STATE0_UPDATE_SHIFT (0)
-#define NV_SOR_STATE0_UPDATE_DEFAULT_MASK (0x1)
-#define NV_SOR_STATE1 (0x4)
-#define NV_SOR_STATE1_ASY_PIXELDEPTH_SHIFT (17)
-#define NV_SOR_STATE1_ASY_PIXELDEPTH_DEFAULT_MASK (0xf << 17)
-#define NV_SOR_STATE1_ASY_PIXELDEPTH_BPP_16_422 (1 << 17)
-#define NV_SOR_STATE1_ASY_PIXELDEPTH_BPP_18_444 (2 << 17)
-#define NV_SOR_STATE1_ASY_PIXELDEPTH_BPP_20_422 (3 << 17)
-#define NV_SOR_STATE1_ASY_PIXELDEPTH_BPP_24_422 (4 << 17)
-#define NV_SOR_STATE1_ASY_PIXELDEPTH_BPP_24_444 (5 << 17)
-#define NV_SOR_STATE1_ASY_PIXELDEPTH_BPP_30_444 (6 << 17)
-#define NV_SOR_STATE1_ASY_PIXELDEPTH_BPP_32_422 (7 << 17)
-#define NV_SOR_STATE1_ASY_PIXELDEPTH_BPP_36_444 (8 << 17)
-#define NV_SOR_STATE1_ASY_PIXELDEPTH_BPP_48_444 (9 << 17)
-#define NV_SOR_STATE1_ASY_REPLICATE_SHIFT (15)
-#define NV_SOR_STATE1_ASY_REPLICATE_DEFAULT_MASK (0x3 << 15)
-#define NV_SOR_STATE1_ASY_REPLICATE_OFF (0 << 15)
-#define NV_SOR_STATE1_ASY_REPLICATE_X2 (1 << 15)
-#define NV_SOR_STATE1_ASY_REPLICATE_X4 (2 << 15)
-#define NV_SOR_STATE1_ASY_DEPOL_SHIFT (14)
-#define NV_SOR_STATE1_ASY_DEPOL_DEFAULT_MASK (0x1 << 14)
-#define NV_SOR_STATE1_ASY_DEPOL_POSITIVE_TRUE (0 << 14)
-#define NV_SOR_STATE1_ASY_DEPOL_NEGATIVE_TRUE (1 << 14)
-#define NV_SOR_STATE1_ASY_VSYNCPOL_SHIFT (13)
-#define NV_SOR_STATE1_ASY_VSYNCPOL_DEFAULT_MASK (0x1 << 13)
-#define NV_SOR_STATE1_ASY_VSYNCPOL_POSITIVE_TRUE (0 << 13)
-#define NV_SOR_STATE1_ASY_VSYNCPOL_NEGATIVE_TRUE (1 << 13)
-#define NV_SOR_STATE1_ASY_HSYNCPOL_SHIFT (12)
-#define NV_SOR_STATE1_ASY_HSYNCPOL_DEFAULT_MASK (0x1 << 12)
-#define NV_SOR_STATE1_ASY_HSYNCPOL_POSITIVE_TRUE (0 << 12)
-#define NV_SOR_STATE1_ASY_HSYNCPOL_NEGATIVE_TRUE (1 << 12)
-#define NV_SOR_STATE1_ASY_PROTOCOL_SHIFT (8)
-#define NV_SOR_STATE1_ASY_PROTOCOL_DEFAULT_MASK (0xf << 8)
-#define NV_SOR_STATE1_ASY_PROTOCOL_LVDS_CUSTOM (0 << 8)
-#define NV_SOR_STATE1_ASY_PROTOCOL_DP_A (8 << 8)
-#define NV_SOR_STATE1_ASY_PROTOCOL_DP_B (9 << 8)
-#define NV_SOR_STATE1_ASY_PROTOCOL_CUSTOM (15 << 8)
-#define NV_SOR_STATE1_ASY_CRCMODE_SHIFT (6)
-#define NV_SOR_STATE1_ASY_CRCMODE_DEFAULT_MASK (0x3 << 6)
-#define NV_SOR_STATE1_ASY_CRCMODE_ACTIVE_RASTER (0 << 6)
-#define NV_SOR_STATE1_ASY_CRCMODE_COMPLETE_RASTER (1 << 6)
-#define NV_SOR_STATE1_ASY_CRCMODE_NON_ACTIVE_RASTER (2 << 6)
-#define NV_SOR_STATE1_ASY_SUBOWNER_SHIFT (4)
-#define NV_SOR_STATE1_ASY_SUBOWNER_DEFAULT_MASK (0x3 << 4)
-#define NV_SOR_STATE1_ASY_SUBOWNER_NONE (0 << 4)
-#define NV_SOR_STATE1_ASY_SUBOWNER_SUBHEAD0 (1 << 4)
-#define NV_SOR_STATE1_ASY_SUBOWNER_SUBHEAD1 (2 << 4)
-#define NV_SOR_STATE1_ASY_SUBOWNER_BOTH (3 << 4)
-#define NV_SOR_STATE1_ASY_OWNER_SHIFT (0)
-#define NV_SOR_STATE1_ASY_OWNER_DEFAULT_MASK (0xf)
-#define NV_SOR_STATE1_ASY_OWNER_NONE (0)
-#define NV_SOR_STATE1_ASY_OWNER_HEAD0 (1)
-#define NV_SOR_STATE1_ASY_OWNER_HEAD1 (2)
-#define NV_HEAD_STATE0(i) (0x5)
-#define NV_HEAD_STATE0_INTERLACED_SHIFT (4)
-#define NV_HEAD_STATE0_INTERLACED_DEFAULT_MASK (0x3 << 4)
-#define NV_HEAD_STATE0_INTERLACED_PROGRESSIVE (0 << 4)
-#define NV_HEAD_STATE0_INTERLACED_INTERLACED (1 << 4)
-#define NV_HEAD_STATE0_RANGECOMPRESS_SHIFT (3)
-#define NV_HEAD_STATE0_RANGECOMPRESS_DEFAULT_MASK (0x1 << 3)
-#define NV_HEAD_STATE0_RANGECOMPRESS_DISABLE (0 << 3)
-#define NV_HEAD_STATE0_RANGECOMPRESS_ENABLE (1 << 3)
-#define NV_HEAD_STATE0_DYNRANGE_SHIFT (2)
-#define NV_HEAD_STATE0_DYNRANGE_DEFAULT_MASK (0x1 << 2)
-#define NV_HEAD_STATE0_DYNRANGE_VESA (0 << 2)
-#define NV_HEAD_STATE0_DYNRANGE_CEA (1 << 2)
-#define NV_HEAD_STATE0_COLORSPACE_SHIFT (0)
-#define NV_HEAD_STATE0_COLORSPACE_DEFAULT_MASK (0x3)
-#define NV_HEAD_STATE0_COLORSPACE_RGB (0)
-#define NV_HEAD_STATE0_COLORSPACE_YUV_601 (1)
-#define NV_HEAD_STATE0_COLORSPACE_YUV_709 (2)
-#define NV_HEAD_STATE1(i) (0x7 + i)
-#define NV_HEAD_STATE1_VTOTAL_SHIFT (16)
-#define NV_HEAD_STATE1_VTOTAL_DEFAULT_MASK (0x7fff << 16)
-#define NV_HEAD_STATE1_HTOTAL_SHIFT (0)
-#define NV_HEAD_STATE1_HTOTAL_DEFAULT_MASK (0x7fff)
-#define NV_HEAD_STATE2(i) (0x9 + i)
-#define NV_HEAD_STATE2_VSYNC_END_SHIFT (16)
-#define NV_HEAD_STATE2_VSYNC_END_DEFAULT_MASK (0x7fff << 16)
-#define NV_HEAD_STATE2_HSYNC_END_SHIFT (0)
-#define NV_HEAD_STATE2_HSYNC_END_DEFAULT_MASK (0x7fff)
-#define NV_HEAD_STATE3(i) (0xb + i)
-#define NV_HEAD_STATE3_VBLANK_END_SHIFT (16)
-#define NV_HEAD_STATE3_VBLANK_END_DEFAULT_MASK (0x7fff << 16)
-#define NV_HEAD_STATE3_HBLANK_END_SHIFT (0)
-#define NV_HEAD_STATE3_HBLANK_END_DEFAULT_MASK (0x7fff)
-#define NV_HEAD_STATE4(i) (0xd + i)
-#define NV_HEAD_STATE4_VBLANK_START_SHIFT (16)
-#define NV_HEAD_STATE4_VBLANK_START_DEFAULT_MASK (0x7fff << 16)
-#define NV_HEAD_STATE4_HBLANK_START_SHIFT (0)
-#define NV_HEAD_STATE4_HBLANK_START_DEFAULT_MASK (0x7fff)
-#define NV_HEAD_STATE5(i) (0xf + i)
-#define NV_SOR_CRC_CNTRL (0x11)
-#define NV_SOR_CRC_CNTRL_ARM_CRC_ENABLE_SHIFT (0)
-#define NV_SOR_CRC_CNTRL_ARM_CRC_ENABLE_NO (0)
-#define NV_SOR_CRC_CNTRL_ARM_CRC_ENABLE_YES (1)
-#define NV_SOR_CRC_CNTRL_ARM_CRC_ENABLE_DIS (0)
-#define NV_SOR_CRC_CNTRL_ARM_CRC_ENABLE_EN (1)
-#define NV_SOR_CLK_CNTRL (0x13)
-#define NV_SOR_CLK_CNTRL_DP_CLK_SEL_SHIFT (0)
-#define NV_SOR_CLK_CNTRL_DP_CLK_SEL_MASK (0x3)
-#define NV_SOR_CLK_CNTRL_DP_CLK_SEL_SINGLE_PCLK (0)
-#define NV_SOR_CLK_CNTRL_DP_CLK_SEL_DIFF_PCLK (1)
-#define NV_SOR_CLK_CNTRL_DP_CLK_SEL_SINGLE_DPCLK (2)
-#define NV_SOR_CLK_CNTRL_DP_CLK_SEL_DIFF_DPCLK (3)
-#define NV_SOR_CLK_CNTRL_DP_LINK_SPEED_SHIFT (2)
-#define NV_SOR_CLK_CNTRL_DP_LINK_SPEED_MASK (0x1f << 2)
-#define NV_SOR_CLK_CNTRL_DP_LINK_SPEED_G1_62 (6 << 2)
-#define NV_SOR_CLK_CNTRL_DP_LINK_SPEED_G2_7 (10 << 2)
-#define NV_SOR_CLK_CNTRL_DP_LINK_SPEED_LVDS (7 << 2)
-#define NV_SOR_CAP (0x14)
-#define NV_SOR_CAP_DP_A_SHIFT (24)
-#define NV_SOR_CAP_DP_A_DEFAULT_MASK (0x1 << 24)
-#define NV_SOR_CAP_DP_A_FALSE (0 << 24)
-#define NV_SOR_CAP_DP_A_TRUE (1 << 24)
-#define NV_SOR_CAP_DP_B_SHIFT (25)
-#define NV_SOR_CAP_DP_B_DEFAULT_MASK (0x1 << 24)
-#define NV_SOR_CAP_DP_B_FALSE (0 << 24)
-#define NV_SOR_CAP_DP_B_TRUE (1 << 24)
-#define NV_SOR_PWR (0x15)
-#define NV_SOR_PWR_SETTING_NEW_SHIFT (31)
-#define NV_SOR_PWR_SETTING_NEW_DEFAULT_MASK (0x1 << 31)
-#define NV_SOR_PWR_SETTING_NEW_DONE (0 << 31)
-#define NV_SOR_PWR_SETTING_NEW_PENDING (1 << 31)
-#define NV_SOR_PWR_SETTING_NEW_TRIGGER (1 << 31)
-#define NV_SOR_PWR_MODE_SHIFT (28)
-#define NV_SOR_PWR_MODE_DEFAULT_MASK (0x1 << 28)
-#define NV_SOR_PWR_MODE_NORMAL (0 << 28)
-#define NV_SOR_PWR_MODE_SAFE (1 << 28)
-#define NV_SOR_PWR_HALT_DELAY_SHIFT (24)
-#define NV_SOR_PWR_HALT_DELAY_DEFAULT_MASK (0x1 << 24)
-#define NV_SOR_PWR_HALT_DELAY_DONE (0 << 24)
-#define NV_SOR_PWR_HALT_DELAY_ACTIVE (1 << 24)
-#define NV_SOR_PWR_SAFE_START_SHIFT (17)
-#define NV_SOR_PWR_SAFE_START_DEFAULT_MASK (0x1 << 17)
-#define NV_SOR_PWR_SAFE_START_NORMAL (0 << 17)
-#define NV_SOR_PWR_SAFE_START_ALT (1 << 17)
-#define NV_SOR_PWR_SAFE_STATE_SHIFT (16)
-#define NV_SOR_PWR_SAFE_STATE_DEFAULT_MASK (0x1 << 16)
-#define NV_SOR_PWR_SAFE_STATE_PD (0 << 16)
-#define NV_SOR_PWR_SAFE_STATE_PU (1 << 16)
-#define NV_SOR_PWR_NORMAL_START_SHIFT (1)
-#define NV_SOR_PWR_NORMAL_START_DEFAULT_MASK (0x1 << 1)
-#define NV_SOR_PWR_NORMAL_START_NORMAL (0 << 16)
-#define NV_SOR_PWR_NORMAL_START_ALT (1 << 16)
-#define NV_SOR_PWR_NORMAL_STATE_SHIFT (0)
-#define NV_SOR_PWR_NORMAL_STATE_DEFAULT_MASK (0x1)
-#define NV_SOR_PWR_NORMAL_STATE_PD (0)
-#define NV_SOR_PWR_NORMAL_STATE_PU (1)
-#define NV_SOR_TEST (0x16)
-#define NV_SOR_TEST_TESTMUX_SHIFT (24)
-#define NV_SOR_TEST_TESTMUX_DEFAULT_MASK (0xff << 24)
-#define NV_SOR_TEST_TESTMUX_AVSS (0 << 24)
-#define NV_SOR_TEST_TESTMUX_CLOCKIN (2 << 24)
-#define NV_SOR_TEST_TESTMUX_PLL_VOL (4 << 24)
-#define NV_SOR_TEST_TESTMUX_SLOWCLKINT (8 << 24)
-#define NV_SOR_TEST_TESTMUX_AVDD (16 << 24)
-#define NV_SOR_TEST_TESTMUX_VDDREG (32 << 24)
-#define NV_SOR_TEST_TESTMUX_REGREF_VDDREG (64 << 24)
-#define NV_SOR_TEST_TESTMUX_REGREF_AVDD (128 << 24)
-#define NV_SOR_TEST_CRC_SHIFT (23)
-#define NV_SOR_TEST_CRC_PRE_SERIALIZE (0 << 23)
-#define NV_SOR_TEST_CRC_POST_DESERIALIZE (1 << 23)
-#define NV_SOR_TEST_TPAT_SHIFT (20)
-#define NV_SOR_TEST_TPAT_DEFAULT_MASK (0x7 << 20)
-#define NV_SOR_TEST_TPAT_LO (0 << 20)
-#define NV_SOR_TEST_TPAT_TDAT (1 << 20)
-#define NV_SOR_TEST_TPAT_RAMP (2 << 20)
-#define NV_SOR_TEST_TPAT_WALK (3 << 20)
-#define NV_SOR_TEST_TPAT_MAXSTEP (4 << 20)
-#define NV_SOR_TEST_TPAT_MINSTEP (5 << 20)
-#define NV_SOR_TEST_DSRC_SHIFT (16)
-#define NV_SOR_TEST_DSRC_DEFAULT_MASK (0x3 << 16)
-#define NV_SOR_TEST_DSRC_NORMAL (0 << 16)
-#define NV_SOR_TEST_DSRC_DEBUG (1 << 16)
-#define NV_SOR_TEST_DSRC_TGEN (2 << 16)
-#define NV_SOR_TEST_HEAD_NUMBER_SHIFT (12)
-#define NV_SOR_TEST_HEAD_NUMBER_DEFAULT_MASK (0x3 << 12)
-#define NV_SOR_TEST_HEAD_NUMBER_NONE (0 << 12)
-#define NV_SOR_TEST_HEAD_NUMBER_HEAD0 (1 << 12)
-#define NV_SOR_TEST_HEAD_NUMBER_HEAD1 (2 << 12)
-#define NV_SOR_TEST_ATTACHED_SHIFT (10)
-#define NV_SOR_TEST_ATTACHED_DEFAULT_MASK (0x1 << 10)
-#define NV_SOR_TEST_ATTACHED_FALSE (0 << 10)
-#define NV_SOR_TEST_ATTACHED_TRUE (1 << 10)
-#define NV_SOR_TEST_ACT_HEAD_OPMODE_SHIFT (8)
-#define NV_SOR_TEST_ACT_HEAD_OPMODE_DEFAULT_MASK (0x3 << 8)
-#define NV_SOR_TEST_ACT_HEAD_OPMODE_SLEEP (0 << 8)
-#define NV_SOR_TEST_ACT_HEAD_OPMODE_SNOOZE (1 << 8)
-#define NV_SOR_TEST_ACT_HEAD_OPMODE_AWAKE (2 << 8)
-#define NV_SOR_TEST_INVD_SHIFT (6)
-#define NV_SOR_TEST_INVD_DISABLE (0 << 6)
-#define NV_SOR_TEST_INVD_ENABLE (1 << 6)
-#define NV_SOR_TEST_TEST_ENABLE_SHIFT (1)
-#define NV_SOR_TEST_TEST_ENABLE_DISABLE (0 << 1)
-#define NV_SOR_TEST_TEST_ENABLE_ENABLE (1 << 1)
-#define NV_SOR_PLL0 (0x17)
-#define NV_SOR_PLL0_ICHPMP_SHFIT (24)
-#define NV_SOR_PLL0_ICHPMP_DEFAULT_MASK (0xf << 24)
-#define NV_SOR_PLL0_VCOCAP_SHIFT (8)
-#define NV_SOR_PLL0_VCOCAP_DEFAULT_MASK (0xf << 8)
-#define NV_SOR_PLL0_PLLREG_LEVEL_SHIFT (6)
-#define NV_SOR_PLL0_PLLREG_LEVEL_DEFAULT_MASK (0x3 << 6)
-#define NV_SOR_PLL0_PLLREG_LEVEL_V25 (0 << 6)
-#define NV_SOR_PLL0_PLLREG_LEVEL_V15 (1 << 6)
-#define NV_SOR_PLL0_PLLREG_LEVEL_V35 (2 << 6)
-#define NV_SOR_PLL0_PLLREG_LEVEL_V45 (3 << 6)
-#define NV_SOR_PLL0_PULLDOWN_SHIFT (5)
-#define NV_SOR_PLL0_PULLDOWN_DEFAULT_MASK (0x1 << 5)
-#define NV_SOR_PLL0_PULLDOWN_DISABLE (0 << 5)
-#define NV_SOR_PLL0_PULLDOWN_ENABLE (1 << 5)
-#define NV_SOR_PLL0_RESISTORSEL_SHIFT (4)
-#define NV_SOR_PLL0_RESISTORSEL_DEFAULT_MASK (0x1 << 4)
-#define NV_SOR_PLL0_RESISTORSEL_INT (0 << 4)
-#define NV_SOR_PLL0_RESISTORSEL_EXT (1 << 4)
-#define NV_SOR_PLL0_VCOPD_SHIFT (2)
-#define NV_SOR_PLL0_VCOPD_MASK (1 << 2)
-#define NV_SOR_PLL0_VCOPD_RESCIND (0 << 2)
-#define NV_SOR_PLL0_VCOPD_ASSERT (1 << 2)
-#define NV_SOR_PLL0_PWR_SHIFT (0)
-#define NV_SOR_PLL0_PWR_MASK (1)
-#define NV_SOR_PLL0_PWR_ON (0)
-#define NV_SOR_PLL0_PWR_OFF (1)
-#define NV_SOR_PLL1_TMDS_TERM_SHIFT (8)
-#define NV_SOR_PLL1_TMDS_TERM_DISABLE (0 << 8)
-#define NV_SOR_PLL1_TMDS_TERM_ENABLE (1 << 8)
-#define NV_SOR_PLL1 (0x18)
-#define NV_SOR_PLL1_TERM_COMPOUT_SHIFT (15)
-#define NV_SOR_PLL1_TERM_COMPOUT_LOW (0 << 15)
-#define NV_SOR_PLL1_TERM_COMPOUT_HIGH (1 << 15)
-#define NV_SOR_PLL2 (0x19)
-#define NV_SOR_PLL2_DCIR_PLL_RESET_SHIFT (0)
-#define NV_SOR_PLL2_DCIR_PLL_RESET_OVERRIDE (0 << 0)
-#define NV_SOR_PLL2_DCIR_PLL_RESET_ALLOW (1 << 0)
-#define NV_SOR_PLL2_AUX1_SHIFT (17)
-#define NV_SOR_PLL2_AUX1_SEQ_MASK (1 << 17)
-#define NV_SOR_PLL2_AUX1_SEQ_PLLCAPPD_ALLOW (0 << 17)
-#define NV_SOR_PLL2_AUX1_SEQ_PLLCAPPD_OVERRIDE (1 << 17)
-#define NV_SOR_PLL2_AUX2_SHIFT (18)
-#define NV_SOR_PLL2_AUX2_MASK (1 << 18)
-#define NV_SOR_PLL2_AUX2_OVERRIDE_POWERDOWN (0 << 18)
-#define NV_SOR_PLL2_AUX2_ALLOW_POWERDOWN (1 << 18)
-#define NV_SOR_PLL2_AUX6_SHIFT (22)
-#define NV_SOR_PLL2_AUX6_BANDGAP_POWERDOWN_MASK (1 << 22)
-#define NV_SOR_PLL2_AUX6_BANDGAP_POWERDOWN_DISABLE (0 << 22)
-#define NV_SOR_PLL2_AUX6_BANDGAP_POWERDOWN_ENABLE (1 << 22)
-#define NV_SOR_PLL2_AUX7_SHIFT (23)
-#define NV_SOR_PLL2_AUX7_PORT_POWERDOWN_MASK (1 << 23)
-#define NV_SOR_PLL2_AUX7_PORT_POWERDOWN_DISABLE (0 << 23)
-#define NV_SOR_PLL2_AUX7_PORT_POWERDOWN_ENABLE (1 << 23)
-#define NV_SOR_PLL2_AUX8_SHIFT (24)
-#define NV_SOR_PLL2_AUX8_SEQ_PLLCAPPD_ENFORCE_MASK (1 << 24)
-#define NV_SOR_PLL2_AUX8_SEQ_PLLCAPPD_ENFORCE_DISABLE (0 << 24)
-#define NV_SOR_PLL2_AUX8_SEQ_PLLCAPPD_ENFORCE_ENABLE (1 << 24)
-#define NV_SOR_PLL2_AUX9_SHIFT (25)
-#define NV_SOR_PLL2_AUX9_LVDSEN_ALLOW (0 << 25)
-#define NV_SOR_PLL2_AUX9_LVDSEN_OVERRIDE (1 << 25)
-#define NV_SOR_PLL3 (0x1a)
-#define NV_SOR_PLL3_PLLVDD_MODE_SHIFT (13)
-#define NV_SOR_PLL3_PLLVDD_MODE_MASK (1 << 13)
-#define NV_SOR_PLL3_PLLVDD_MODE_V1_8 (0 << 13)
-#define NV_SOR_PLL3_PLLVDD_MODE_V3_3 (1 << 13)
-#define NV_SOR_CSTM (0x1b)
-#define NV_SOR_CSTM_ROTDAT_SHIFT (28)
-#define NV_SOR_CSTM_ROTDAT_DEFAULT_MASK (0x7 << 28)
-#define NV_SOR_CSTM_ROTCLK_SHIFT (24)
-#define NV_SOR_CSTM_ROTCLK_DEFAULT_MASK (0xf << 24)
-#define NV_SOR_CSTM_LVDS_EN_SHIFT (16)
-#define NV_SOR_CSTM_LVDS_EN_DISABLE (0 << 16)
-#define NV_SOR_CSTM_LVDS_EN_ENABLE (1 << 16)
-#define NV_SOR_CSTM_LINKACTB_SHIFT (15)
-#define NV_SOR_CSTM_LINKACTB_DISABLE (0 << 15)
-#define NV_SOR_CSTM_LINKACTB_ENABLE (1 << 15)
-#define NV_SOR_CSTM_LINKACTA_SHIFT (14)
-#define NV_SOR_CSTM_LINKACTA_DISABLE (0 << 14)
-#define NV_SOR_CSTM_LINKACTA_ENABLE (1 << 14)
-#define NV_SOR_LVDS (0x1c)
-#define NV_SOR_LVDS_ROTDAT_SHIFT (28)
-#define NV_SOR_LVDS_ROTDAT_DEFAULT_MASK (0x7 << 28)
-#define NV_SOR_LVDS_ROTDAT_RST (0 << 28)
-#define NV_SOR_LVDS_ROTCLK_SHIFT (24)
-#define NV_SOR_LVDS_ROTCLK_DEFAULT_MASK (0xf << 24)
-#define NV_SOR_LVDS_ROTCLK_RST (0 << 24)
-#define NV_SOR_LVDS_PLLDIV_SHIFT (21)
-#define NV_SOR_LVDS_PLLDIV_DEFAULT_MASK (0x1 << 21)
-#define NV_SOR_LVDS_PLLDIV_BY_7 (0 << 21)
-#define NV_SOR_LVDS_BALANCED_SHIFT (19)
-#define NV_SOR_LVDS_BALANCED_DEFAULT_MASK (0x1 << 19)
-#define NV_SOR_LVDS_BALANCED_DISABLE (0 << 19)
-#define NV_SOR_LVDS_BALANCED_ENABLE (1 << 19)
-#define NV_SOR_LVDS_NEW_MODE_SHIFT (18)
-#define NV_SOR_LVDS_NEW_MODE_DEFAULT_MASK (0x1 << 18)
-#define NV_SOR_LVDS_NEW_MODE_DISABLE (0 << 18)
-#define NV_SOR_LVDS_NEW_MODE_ENABLE (1 << 18)
-#define NV_SOR_LVDS_DUP_SYNC_SHIFT (17)
-#define NV_SOR_LVDS_DUP_SYNC_DEFAULT_MASK (0x1 << 17)
-#define NV_SOR_LVDS_DUP_SYNC_DISABLE (0 << 17)
-#define NV_SOR_LVDS_DUP_SYNC_ENABLE (1 << 17)
-#define NV_SOR_LVDS_LVDS_EN_SHIFT (16)
-#define NV_SOR_LVDS_LVDS_EN_DEFAULT_MASK (0x1 << 16)
-#define NV_SOR_LVDS_LVDS_EN_ENABLE (1 << 16)
-#define NV_SOR_LVDS_LINKACTB_SHIFT (15)
-#define NV_SOR_LVDS_LINKACTB_DEFAULT_MASK (0x1 << 15)
-#define NV_SOR_LVDS_LINKACTB_DISABLE (0 << 15)
-#define NV_SOR_LVDS_LINKACTB_ENABLE (1 << 15)
-#define NV_SOR_LVDS_LINKACTA_SHIFT (14)
-#define NV_SOR_LVDS_LINKACTA_DEFAULT_MASK (0x1 << 14)
-#define NV_SOR_LVDS_LINKACTA_ENABLE (1 << 14)
-#define NV_SOR_LVDS_MODE_SHIFT (12)
-#define NV_SOR_LVDS_MODE_DEFAULT_MASK (0x3 << 12)
-#define NV_SOR_LVDS_MODE_LVDS (0 << 12)
-#define NV_SOR_LVDS_UPPER_SHIFT (11)
-#define NV_SOR_LVDS_UPPER_DEFAULT_MASK (0x1 << 11)
-#define NV_SOR_LVDS_UPPER_FALSE (0 << 11)
-#define NV_SOR_LVDS_UPPER_TRUE (1 << 11)
-#define NV_SOR_LVDS_PD_TXCB_SHIFT (9)
-#define NV_SOR_LVDS_PD_TXCB_DEFAULT_MASK (0x1 << 9)
-#define NV_SOR_LVDS_PD_TXCB_ENABLE (0 << 9)
-#define NV_SOR_LVDS_PD_TXCB_DISABLE (1 << 9)
-#define NV_SOR_LVDS_PD_TXCA_SHIFT (8)
-#define NV_SOR_LVDS_PD_TXCA_DEFAULT_MASK (0x1 << 8)
-#define NV_SOR_LVDS_PD_TXCA_ENABLE (0 << 8)
-#define NV_SOR_LVDS_PD_TXDB_3_SHIFT (7)
-#define NV_SOR_LVDS_PD_TXDB_3_DEFAULT_MASK (0x1 << 7)
-#define NV_SOR_LVDS_PD_TXDB_3_ENABLE (0 << 7)
-#define NV_SOR_LVDS_PD_TXDB_3_DISABLE (1 << 7)
-#define NV_SOR_LVDS_PD_TXDB_2_SHIFT (6)
-#define NV_SOR_LVDS_PD_TXDB_2_DEFAULT_MASK (0x1 << 6)
-#define NV_SOR_LVDS_PD_TXDB_2_ENABLE (0 << 6)
-#define NV_SOR_LVDS_PD_TXDB_2_DISABLE (1 << 6)
-#define NV_SOR_LVDS_PD_TXDB_1_SHIFT (5)
-#define NV_SOR_LVDS_PD_TXDB_1_DEFAULT_MASK (0x1 << 5)
-#define NV_SOR_LVDS_PD_TXDB_1_ENABLE (0 << 5)
-#define NV_SOR_LVDS_PD_TXDB_1_DISABLE (1 << 5)
-#define NV_SOR_LVDS_PD_TXDB_0_SHIFT (4)
-#define NV_SOR_LVDS_PD_TXDB_0_DEFAULT_MASK (0x1 << 4)
-#define NV_SOR_LVDS_PD_TXDB_0_ENABLE (0 << 4)
-#define NV_SOR_LVDS_PD_TXDB_0_DISABLE (1 << 4)
-#define NV_SOR_LVDS_PD_TXDA_3_SHIFT (3)
-#define NV_SOR_LVDS_PD_TXDA_3_DEFAULT_MASK (0x1 << 3)
-#define NV_SOR_LVDS_PD_TXDA_3_ENABLE (0 << 3)
-#define NV_SOR_LVDS_PD_TXDA_3_DISABLE (1 << 3)
-#define NV_SOR_LVDS_PD_TXDA_2_SHIFT (2)
-#define NV_SOR_LVDS_PD_TXDA_2_DEFAULT_MASK (0x1 << 2)
-#define NV_SOR_LVDS_PD_TXDA_2_ENABLE (0 << 2)
-#define NV_SOR_LVDS_PD_TXDA_1_SHIFT (1)
-#define NV_SOR_LVDS_PD_TXDA_1_DEFAULT_MASK (0x1 << 1)
-#define NV_SOR_LVDS_PD_TXDA_1_ENABLE (0 << 1)
-#define NV_SOR_LVDS_PD_TXDA_0_SHIFT (0)
-#define NV_SOR_LVDS_PD_TXDA_0_DEFAULT_MASK (0x1)
-#define NV_SOR_LVDS_PD_TXDA_0_ENABLE (0)
-#define NV_SOR_CRCA (0x1d)
-#define NV_SOR_CRCA_VALID_FALSE (0)
-#define NV_SOR_CRCA_VALID_TRUE (1)
-#define NV_SOR_CRCA_VALID_RST (1)
-#define NV_SOR_CRCB (0x1e)
-#define NV_SOR_CRCB_CRC_DEFAULT_MASK (0xffffffff)
-#define NV_SOR_SEQ_CTL (0x20)
-#define NV_SOR_SEQ_CTL_SWITCH_SHIFT (30)
-#define NV_SOR_SEQ_CTL_SWITCH_MASK (0x1 << 30)
-#define NV_SOR_SEQ_CTL_SWITCH_WAIT (0 << 30)
-#define NV_SOR_SEQ_CTL_SWITCH_FORCE (1 << 30)
-#define NV_SOR_SEQ_CTL_STATUS_SHIFT (28)
-#define NV_SOR_SEQ_CTL_STATUS_MASK (0x1 << 28)
-#define NV_SOR_SEQ_CTL_STATUS_STOPPED (0 << 28)
-#define NV_SOR_SEQ_CTL_STATUS_RUNNING (1 << 28)
-#define NV_SOR_SEQ_CTL_PC_SHIFT (16)
-#define NV_SOR_SEQ_CTL_PC_MASK (0xf << 16)
-#define NV_SOR_SEQ_CTL_PD_PC_ALT_SHIFT (12)
-#define NV_SOR_SEQ_CTL_PD_PC_ALT_MASK (0xf << 12)
-#define NV_SOR_SEQ_CTL_PD_PC_SHIFT (8)
-#define NV_SOR_SEQ_CTL_PD_PC_MASK (0xf << 8)
-#define NV_SOR_SEQ_CTL_PU_PC_ALT_SHIFT (4)
-#define NV_SOR_SEQ_CTL_PU_PC_ALT_MASK (0xf << 4)
-#define NV_SOR_SEQ_CTL_PU_PC_SHIFT (0)
-#define NV_SOR_SEQ_CTL_PU_PC_MASK (0xf)
-#define NV_SOR_LANE_SEQ_CTL (0x21)
-#define NV_SOR_LANE_SEQ_CTL_SETTING_NEW_SHIFT (31)
-#define NV_SOR_LANE_SEQ_CTL_SETTING_MASK (1 << 31)
-#define NV_SOR_LANE_SEQ_CTL_SETTING_NEW_DONE (0 << 31)
-#define NV_SOR_LANE_SEQ_CTL_SETTING_NEW_PENDING (1 << 31)
-#define NV_SOR_LANE_SEQ_CTL_SETTING_NEW_TRIGGER (1 << 31)
-#define NV_SOR_LANE_SEQ_CTL_SEQ_STATE_SHIFT (28)
-#define NV_SOR_LANE_SEQ_CTL_SEQ_STATE_IDLE (0 << 28)
-#define NV_SOR_LANE_SEQ_CTL_SEQ_STATE_BUSY (1 << 28)
-#define NV_SOR_LANE_SEQ_CTL_SEQUENCE_SHIFT (20)
-#define NV_SOR_LANE_SEQ_CTL_SEQUENCE_UP (0 << 20)
-#define NV_SOR_LANE_SEQ_CTL_SEQUENCE_DOWN (1 << 20)
-#define NV_SOR_LANE_SEQ_CTL_NEW_POWER_STATE_SHIFT (16)
-#define NV_SOR_LANE_SEQ_CTL_NEW_POWER_STATE_PU (0 << 16)
-#define NV_SOR_LANE_SEQ_CTL_NEW_POWER_STATE_PD (1 << 16)
-#define NV_SOR_LANE_SEQ_CTL_DELAY_SHIFT (12)
-#define NV_SOR_LANE_SEQ_CTL_DELAY_DEFAULT_MASK (0xf << 12)
-#define NV_SOR_LANE_SEQ_CTL_LANE9_STATE_SHIFT (9)
-#define NV_SOR_LANE_SEQ_CTL_LANE9_STATE_POWERUP (0 << 9)
-#define NV_SOR_LANE_SEQ_CTL_LANE9_STATE_POWERDOWN (1 << 9)
-#define NV_SOR_LANE_SEQ_CTL_LANE8_STATE_SHIFT (8)
-#define NV_SOR_LANE_SEQ_CTL_LANE8_STATE_POWERUP (0 << 8)
-#define NV_SOR_LANE_SEQ_CTL_LANE8_STATE_POWERDOWN (1 << 8)
-#define NV_SOR_LANE_SEQ_CTL_LANE7_STATE_SHIFT (7)
-#define NV_SOR_LANE_SEQ_CTL_LANE7_STATE_POWERUP (0 << 7)
-#define NV_SOR_LANE_SEQ_CTL_LANE7_STATE_POWERDOWN (1 << 7)
-#define NV_SOR_LANE_SEQ_CTL_LANE6_STATE_SHIFT (6)
-#define NV_SOR_LANE_SEQ_CTL_LANE6_STATE_POWERUP (0 << 6)
-#define NV_SOR_LANE_SEQ_CTL_LANE6_STATE_POWERDOWN (1 << 6)
-#define NV_SOR_LANE_SEQ_CTL_LANE5_STATE_SHIFT (5)
-#define NV_SOR_LANE_SEQ_CTL_LANE5_STATE_POWERUP (0 << 5)
-#define NV_SOR_LANE_SEQ_CTL_LANE5_STATE_POWERDOWN (1 << 5)
-#define NV_SOR_LANE_SEQ_CTL_LANE4_STATE_SHIFT (4)
-#define NV_SOR_LANE_SEQ_CTL_LANE4_STATE_POWERUP (0 << 4)
-#define NV_SOR_LANE_SEQ_CTL_LANE4_STATE_POWERDOWN (1 << 4)
-#define NV_SOR_LANE_SEQ_CTL_LANE3_STATE_SHIFT (3)
-#define NV_SOR_LANE_SEQ_CTL_LANE3_STATE_POWERUP (0 << 3)
-#define NV_SOR_LANE_SEQ_CTL_LANE3_STATE_POWERDOWN (1 << 3)
-#define NV_SOR_LANE_SEQ_CTL_LANE2_STATE_SHIFT (2)
-#define NV_SOR_LANE_SEQ_CTL_LANE2_STATE_POWERUP (0 << 2)
-#define NV_SOR_LANE_SEQ_CTL_LANE2_STATE_POWERDOWN (1 << 2)
-#define NV_SOR_LANE_SEQ_CTL_LANE1_STATE_SHIFT (1)
-#define NV_SOR_LANE_SEQ_CTL_LANE1_STATE_POWERUP (0 << 1)
-#define NV_SOR_LANE_SEQ_CTL_LANE1_STATE_POWERDOWN (1 << 1)
-#define NV_SOR_LANE_SEQ_CTL_LANE0_STATE_SHIFT (0)
-#define NV_SOR_LANE_SEQ_CTL_LANE0_STATE_POWERUP (0)
-#define NV_SOR_LANE_SEQ_CTL_LANE0_STATE_POWERDOWN (1)
-#define NV_SOR_SEQ_INST(i) (0x22 + i)
-#define NV_SOR_SEQ_INST_PLL_PULLDOWN_SHIFT (31)
-#define NV_SOR_SEQ_INST_PLL_PULLDOWN_DISABLE (0 << 31)
-#define NV_SOR_SEQ_INST_PLL_PULLDOWN_ENABLE (1 << 31)
-#define NV_SOR_SEQ_INST_POWERDOWN_MACRO_SHIFT (30)
-#define NV_SOR_SEQ_INST_POWERDOWN_MACRO_NORMAL (0 << 30)
-#define NV_SOR_SEQ_INST_POWERDOWN_MACRO_POWERDOWN (1 << 30)
-#define NV_SOR_SEQ_INST_ASSERT_PLL_RESET_SHIFT (29)
-#define NV_SOR_SEQ_INST_ASSERT_PLL_RESET_NORMAL (0 << 29)
-#define NV_SOR_SEQ_INST_ASSERT_PLL_RESET_RST (1 << 29)
-#define NV_SOR_SEQ_INST_BLANK_V_SHIFT (28)
-#define NV_SOR_SEQ_INST_BLANK_V_NORMAL (0 << 28)
-#define NV_SOR_SEQ_INST_BLANK_V_INACTIVE (1 << 28)
-#define NV_SOR_SEQ_INST_BLANK_H_SHIFT (27)
-#define NV_SOR_SEQ_INST_BLANK_H_NORMAL (0 << 27)
-#define NV_SOR_SEQ_INST_BLANK_H_INACTIVE (1 << 27)
-#define NV_SOR_SEQ_INST_BLANK_DE_SHIFT (26)
-#define NV_SOR_SEQ_INST_BLANK_DE_NORMAL (0 << 26)
-#define NV_SOR_SEQ_INST_BLANK_DE_INACTIVE (1 << 26)
-#define NV_SOR_SEQ_INST_BLACK_DATA_SHIFT (25)
-#define NV_SOR_SEQ_INST_BLACK_DATA_NORMAL (0 << 25)
-#define NV_SOR_SEQ_INST_BLACK_DATA_BLACK (1 << 25)
-#define NV_SOR_SEQ_INST_TRISTATE_IOS_SHIFT (24)
-#define NV_SOR_SEQ_INST_TRISTATE_IOS_ENABLE_PINS (0 << 24)
-#define NV_SOR_SEQ_INST_TRISTATE_IOS_TRISTATE (1 << 24)
-#define NV_SOR_SEQ_INST_DRIVE_PWM_OUT_LO_SHIFT (23)
-#define NV_SOR_SEQ_INST_DRIVE_PWM_OUT_LO_FALSE (0 << 23)
-#define NV_SOR_SEQ_INST_DRIVE_PWM_OUT_LO_TRUE (1 << 23)
-#define NV_SOR_SEQ_INST_PIN_B_SHIFT (22)
-#define NV_SOR_SEQ_INST_PIN_B_LOW (0 << 22)
-#define NV_SOR_SEQ_INST_PIN_B_HIGH (1 << 22)
-#define NV_SOR_SEQ_INST_PIN_A_SHIFT (21)
-#define NV_SOR_SEQ_INST_PIN_A_LOW (0 << 21)
-#define NV_SOR_SEQ_INST_PIN_A_HIGH (1 << 21)
-#define NV_SOR_SEQ_INST_SEQUENCE_SHIFT (19)
-#define NV_SOR_SEQ_INST_SEQUENCE_UP (0 << 19)
-#define NV_SOR_SEQ_INST_SEQUENCE_DOWN (1 << 19)
-#define NV_SOR_SEQ_INST_LANE_SEQ_SHIFT (18)
-#define NV_SOR_SEQ_INST_LANE_SEQ_STOP (0 << 18)
-#define NV_SOR_SEQ_INST_LANE_SEQ_RUN (1 << 18)
-#define NV_SOR_SEQ_INST_PDPORT_SHIFT (17)
-#define NV_SOR_SEQ_INST_PDPORT_NO (0 << 17)
-#define NV_SOR_SEQ_INST_PDPORT_YES (1 << 17)
-#define NV_SOR_SEQ_INST_PDPLL_SHIFT (16)
-#define NV_SOR_SEQ_INST_PDPLL_NO (0 << 16)
-#define NV_SOR_SEQ_INST_PDPLL_YES (1 << 16)
-#define NV_SOR_SEQ_INST_HALT_SHIFT (15)
-#define NV_SOR_SEQ_INST_HALT_FALSE (0 << 15)
-#define NV_SOR_SEQ_INST_HALT_TRUE (1 << 15)
-#define NV_SOR_SEQ_INST_WAIT_UNITS_SHIFT (12)
-#define NV_SOR_SEQ_INST_WAIT_UNITS_DEFAULT_MASK (0x3 << 12)
-#define NV_SOR_SEQ_INST_WAIT_UNITS_US (0 << 12)
-#define NV_SOR_SEQ_INST_WAIT_UNITS_MS (1 << 12)
-#define NV_SOR_SEQ_INST_WAIT_UNITS_VSYNC (2 << 12)
-#define NV_SOR_SEQ_INST_WAIT_TIME_SHIFT (0)
-#define NV_SOR_SEQ_INST_WAIT_TIME_DEFAULT_MASK (0x3ff)
-#define NV_SOR_PWM_DIV (0x32)
-#define NV_SOR_PWM_DIV_DIVIDE_DEFAULT_MASK (0xffffff)
-#define NV_SOR_PWM_CTL (0x33)
-#define NV_SOR_PWM_CTL_SETTING_NEW_SHIFT (31)
-#define NV_SOR_PWM_CTL_SETTING_NEW_DONE (0 << 31)
-#define NV_SOR_PWM_CTL_SETTING_NEW_PENDING (1 << 31)
-#define NV_SOR_PWM_CTL_SETTING_NEW_TRIGGER (1 << 31)
-#define NV_SOR_PWM_CTL_CLKSEL_SHIFT (30)
-#define NV_SOR_PWM_CTL_CLKSEL_PCLK (0 << 30)
-#define NV_SOR_PWM_CTL_CLKSEL_XTAL (1 << 30)
-#define NV_SOR_PWM_CTL_DUTY_CYCLE_SHIFT (0)
-#define NV_SOR_PWM_CTL_DUTY_CYCLE_MASK (0xffffff)
-#define NV_SOR_MSCHECK (0x49)
-#define NV_SOR_MSCHECK_CTL_SHIFT (31)
-#define NV_SOR_MSCHECK_CTL_CLEAR (0 << 31)
-#define NV_SOR_MSCHECK_CTL_RUN (1 << 31)
-#define NV_SOR_XBAR_CTRL (0x4a)
-#define NV_SOR_DP_LINKCTL(i) (0x4c + (i))
-#define NV_SOR_DP_LINKCTL_FORCE_IDLEPTTRN_SHIFT (31)
-#define NV_SOR_DP_LINKCTL_FORCE_IDLEPTTRN_NO (0 << 31)
-#define NV_SOR_DP_LINKCTL_FORCE_IDLEPTTRN_YES (1 << 31)
-#define NV_SOR_DP_LINKCTL_COMPLIANCEPTTRN_SHIFT (28)
-#define NV_SOR_DP_LINKCTL_COMPLIANCEPTTRN_NOPATTERN (0 << 28)
-#define NV_SOR_DP_LINKCTL_COMPLIANCEPTTRN_COLORSQARE (1 << 28)
-#define NV_SOR_DP_LINKCTL_LANECOUNT_SHIFT (16)
-#define NV_SOR_DP_LINKCTL_LANECOUNT_MASK (0x1f << 16)
-#define NV_SOR_DP_LINKCTL_LANECOUNT_ZERO (0 << 16)
-#define NV_SOR_DP_LINKCTL_LANECOUNT_ONE (1 << 16)
-#define NV_SOR_DP_LINKCTL_LANECOUNT_TWO (3 << 16)
-#define NV_SOR_DP_LINKCTL_LANECOUNT_FOUR (15 << 16)
-#define NV_SOR_DP_LINKCTL_ENHANCEDFRAME_SHIFT (14)
-#define NV_SOR_DP_LINKCTL_ENHANCEDFRAME_DISABLE (0 << 14)
-#define NV_SOR_DP_LINKCTL_ENHANCEDFRAME_ENABLE (1 << 14)
-#define NV_SOR_DP_LINKCTL_SYNCMODE_SHIFT (10)
-#define NV_SOR_DP_LINKCTL_SYNCMODE_DISABLE (0 << 10)
-#define NV_SOR_DP_LINKCTL_SYNCMODE_ENABLE (1 << 10)
-#define NV_SOR_DP_LINKCTL_TUSIZE_SHIFT (2)
-#define NV_SOR_DP_LINKCTL_TUSIZE_MASK (0x7f << 2)
-#define NV_SOR_DP_LINKCTL_ENABLE_SHIFT (0)
-#define NV_SOR_DP_LINKCTL_ENABLE_NO (0)
-#define NV_SOR_DP_LINKCTL_ENABLE_YES (1)
-#define NV_SOR_DC(i) (0x4e + (i))
-#define NV_SOR_DC_LANE3_DP_LANE3_SHIFT (24)
-#define NV_SOR_DC_LANE3_DP_LANE3_MASK (0xff << 24)
-#define NV_SOR_DC_LANE3_DP_LANE3_P0_LEVEL0 (17 << 24)
-#define NV_SOR_DC_LANE3_DP_LANE3_P1_LEVEL0 (21 << 24)
-#define NV_SOR_DC_LANE3_DP_LANE3_P2_LEVEL0 (26 << 24)
-#define NV_SOR_DC_LANE3_DP_LANE3_P3_LEVEL0 (34 << 24)
-#define NV_SOR_DC_LANE3_DP_LANE3_P0_LEVEL1 (26 << 24)
-#define NV_SOR_DC_LANE3_DP_LANE3_P1_LEVEL1 (32 << 24)
-#define NV_SOR_DC_LANE3_DP_LANE3_P2_LEVEL1 (39 << 24)
-#define NV_SOR_DC_LANE3_DP_LANE3_P0_LEVEL2 (34 << 24)
-#define NV_SOR_DC_LANE3_DP_LANE3_P1_LEVEL2 (43 << 24)
-#define NV_SOR_DC_LANE3_DP_LANE3_P0_LEVEL3 (51 << 24)
-#define NV_SOR_DC_LANE2_DP_LANE0_SHIFT (16)
-#define NV_SOR_DC_LANE2_DP_LANE0_MASK (0xff << 16)
-#define NV_SOR_DC_LANE2_DP_LANE0_P0_LEVEL0 (17 << 16)
-#define NV_SOR_DC_LANE2_DP_LANE0_P1_LEVEL0 (21 << 16)
-#define NV_SOR_DC_LANE2_DP_LANE0_P2_LEVEL0 (26 << 16)
-#define NV_SOR_DC_LANE2_DP_LANE0_P3_LEVEL0 (34 << 16)
-#define NV_SOR_DC_LANE2_DP_LANE0_P0_LEVEL1 (26 << 16)
-#define NV_SOR_DC_LANE2_DP_LANE0_P1_LEVEL1 (32 << 16)
-#define NV_SOR_DC_LANE2_DP_LANE0_P2_LEVEL1 (39 << 16)
-#define NV_SOR_DC_LANE2_DP_LANE0_P0_LEVEL2 (34 << 16)
-#define NV_SOR_DC_LANE2_DP_LANE0_P1_LEVEL2 (43 << 16)
-#define NV_SOR_DC_LANE2_DP_LANE0_P0_LEVEL3 (51 << 16)
-#define NV_SOR_DC_LANE1_DP_LANE1_SHIFT (8)
-#define NV_SOR_DC_LANE1_DP_LANE1_MASK (0xff << 8)
-#define NV_SOR_DC_LANE1_DP_LANE1_P0_LEVEL0 (17 << 8)
-#define NV_SOR_DC_LANE1_DP_LANE1_P1_LEVEL0 (21 << 8)
-#define NV_SOR_DC_LANE1_DP_LANE1_P2_LEVEL0 (26 << 8)
-#define NV_SOR_DC_LANE1_DP_LANE1_P3_LEVEL0 (34 << 8)
-#define NV_SOR_DC_LANE1_DP_LANE1_P0_LEVEL1 (26 << 8)
-#define NV_SOR_DC_LANE1_DP_LANE1_P1_LEVEL1 (32 << 8)
-#define NV_SOR_DC_LANE1_DP_LANE1_P2_LEVEL1 (39 << 8)
-#define NV_SOR_DC_LANE1_DP_LANE1_P0_LEVEL2 (34 << 8)
-#define NV_SOR_DC_LANE1_DP_LANE1_P1_LEVEL2 (43 << 8)
-#define NV_SOR_DC_LANE1_DP_LANE1_P0_LEVEL3 (51 << 8)
-#define NV_SOR_DC_LANE0_DP_LANE2_SHIFT (0)
-#define NV_SOR_DC_LANE0_DP_LANE2_MASK (0xff)
-#define NV_SOR_DC_LANE0_DP_LANE2_P0_LEVEL0 (17)
-#define NV_SOR_DC_LANE0_DP_LANE2_P1_LEVEL0 (21)
-#define NV_SOR_DC_LANE0_DP_LANE2_P2_LEVEL0 (26)
-#define NV_SOR_DC_LANE0_DP_LANE2_P3_LEVEL0 (34)
-#define NV_SOR_DC_LANE0_DP_LANE2_P0_LEVEL1 (26)
-#define NV_SOR_DC_LANE0_DP_LANE2_P1_LEVEL1 (32)
-#define NV_SOR_DC_LANE0_DP_LANE2_P2_LEVEL1 (39)
-#define NV_SOR_DC_LANE0_DP_LANE2_P0_LEVEL2 (34)
-#define NV_SOR_DC_LANE0_DP_LANE2_P1_LEVEL2 (43)
-#define NV_SOR_DC_LANE0_DP_LANE2_P0_LEVEL3 (51)
-#define NV_SOR_LANE_DRIVE_CURRENT(i) (0x4e + (i))
-#define NV_SOR_PR(i) (0x52 + (i))
-#define NV_SOR_PR_LANE3_DP_LANE3_SHIFT (24)
-#define NV_SOR_PR_LANE3_DP_LANE3_MASK (0xff << 24)
-#define NV_SOR_PR_LANE3_DP_LANE3_D0_LEVEL0 (0 << 24)
-#define NV_SOR_PR_LANE3_DP_LANE3_D1_LEVEL0 (0 << 24)
-#define NV_SOR_PR_LANE3_DP_LANE3_D2_LEVEL0 (0 << 24)
-#define NV_SOR_PR_LANE3_DP_LANE3_D3_LEVEL0 (0 << 24)
-#define NV_SOR_PR_LANE3_DP_LANE3_D0_LEVEL1 (4 << 24)
-#define NV_SOR_PR_LANE3_DP_LANE3_D1_LEVEL1 (6 << 24)
-#define NV_SOR_PR_LANE3_DP_LANE3_D2_LEVEL1 (17 << 24)
-#define NV_SOR_PR_LANE3_DP_LANE3_D0_LEVEL2 (8 << 24)
-#define NV_SOR_PR_LANE3_DP_LANE3_D1_LEVEL2 (13 << 24)
-#define NV_SOR_PR_LANE3_DP_LANE3_D0_LEVEL3 (17 << 24)
-#define NV_SOR_PR_LANE2_DP_LANE0_SHIFT (16)
-#define NV_SOR_PR_LANE2_DP_LANE0_MASK (0xff << 16)
-#define NV_SOR_PR_LANE2_DP_LANE0_D0_LEVEL0 (0 << 16)
-#define NV_SOR_PR_LANE2_DP_LANE0_D1_LEVEL0 (0 << 16)
-#define NV_SOR_PR_LANE2_DP_LANE0_D2_LEVEL0 (0 << 16)
-#define NV_SOR_PR_LANE2_DP_LANE0_D3_LEVEL0 (0 << 16)
-#define NV_SOR_PR_LANE2_DP_LANE0_D0_LEVEL1 (4 << 16)
-#define NV_SOR_PR_LANE2_DP_LANE0_D1_LEVEL1 (6 << 16)
-#define NV_SOR_PR_LANE2_DP_LANE0_D2_LEVEL1 (17 << 16)
-#define NV_SOR_PR_LANE2_DP_LANE0_D0_LEVEL2 (8 << 16)
-#define NV_SOR_PR_LANE2_DP_LANE0_D1_LEVEL2 (13 << 16)
-#define NV_SOR_PR_LANE2_DP_LANE0_D0_LEVEL3 (17 << 16)
-#define NV_SOR_PR_LANE1_DP_LANE1_SHIFT (8)
-#define NV_SOR_PR_LANE1_DP_LANE1_MASK (0xff >> 8)
-#define NV_SOR_PR_LANE1_DP_LANE1_D0_LEVEL0 (0 >> 8)
-#define NV_SOR_PR_LANE1_DP_LANE1_D1_LEVEL0 (0 >> 8)
-#define NV_SOR_PR_LANE1_DP_LANE1_D2_LEVEL0 (0 >> 8)
-#define NV_SOR_PR_LANE1_DP_LANE1_D3_LEVEL0 (0 >> 8)
-#define NV_SOR_PR_LANE1_DP_LANE1_D0_LEVEL1 (4 >> 8)
-#define NV_SOR_PR_LANE1_DP_LANE1_D1_LEVEL1 (6 >> 8)
-#define NV_SOR_PR_LANE1_DP_LANE1_D2_LEVEL1 (17 >> 8)
-#define NV_SOR_PR_LANE1_DP_LANE1_D0_LEVEL2 (8 >> 8)
-#define NV_SOR_PR_LANE1_DP_LANE1_D1_LEVEL2 (13 >> 8)
-#define NV_SOR_PR_LANE1_DP_LANE1_D0_LEVEL3 (17 >> 8)
-#define NV_SOR_PR_LANE0_DP_LANE2_SHIFT (0)
-#define NV_SOR_PR_LANE0_DP_LANE2_MASK (0xff)
-#define NV_SOR_PR_LANE0_DP_LANE2_D0_LEVEL0 (0)
-#define NV_SOR_PR_LANE0_DP_LANE2_D1_LEVEL0 (0)
-#define NV_SOR_PR_LANE0_DP_LANE2_D2_LEVEL0 (0)
-#define NV_SOR_PR_LANE0_DP_LANE2_D3_LEVEL0 (0)
-#define NV_SOR_PR_LANE0_DP_LANE2_D0_LEVEL1 (4)
-#define NV_SOR_PR_LANE0_DP_LANE2_D1_LEVEL1 (6)
-#define NV_SOR_PR_LANE0_DP_LANE2_D2_LEVEL1 (17)
-#define NV_SOR_PR_LANE0_DP_LANE2_D0_LEVEL2 (8)
-#define NV_SOR_PR_LANE0_DP_LANE2_D1_LEVEL2 (13)
-#define NV_SOR_PR_LANE0_DP_LANE2_D0_LEVEL3 (17)
-#define NV_SOR_LANE4_PREEMPHASIS(i) (0x54 + (i))
-#define NV_SOR_POSTCURSOR(i) (0x56 + (i))
-#define NV_SOR_DP_CONFIG(i) (0x58 + (i))
-#define NV_SOR_DP_CONFIG_RD_RESET_VAL_SHIFT (31)
-#define NV_SOR_DP_CONFIG_RD_RESET_VAL_POSITIVE (0 << 31)
-#define NV_SOR_DP_CONFIG_RD_RESET_VAL_NEGATIVE (1 << 31)
-#define NV_SOR_DP_CONFIG_IDLE_BEFORE_ATTACH_SHIFT (28)
-#define NV_SOR_DP_CONFIG_IDLE_BEFORE_ATTACH_DISABLE (0 << 28)
-#define NV_SOR_DP_CONFIG_IDLE_BEFORE_ATTACH_ENABLE (1 << 28)
-#define NV_SOR_DP_CONFIG_ACTIVESYM_CNTL_SHIFT (26)
-#define NV_SOR_DP_CONFIG_ACTIVESYM_CNTL_DISABLE (0 << 26)
-#define NV_SOR_DP_CONFIG_ACTIVESYM_CNTL_ENABLE (1 << 26)
-#define NV_SOR_DP_CONFIG_ACTIVESYM_POLARITY_SHIFT (24)
-#define NV_SOR_DP_CONFIG_ACTIVESYM_POLARITY_NEGATIVE (0 << 24)
-#define NV_SOR_DP_CONFIG_ACTIVESYM_POLARITY_POSITIVE (1 << 24)
-#define NV_SOR_DP_CONFIG_ACTIVESYM_FRAC_SHIFT (16)
-#define NV_SOR_DP_CONFIG_ACTIVESYM_FRAC_MASK (0xf << 16)
-#define NV_SOR_DP_CONFIG_ACTIVESYM_COUNT_SHIFT (8)
-#define NV_SOR_DP_CONFIG_ACTIVESYM_COUNT_MASK (0x7f << 8)
-#define NV_SOR_DP_CONFIG_WATERMARK_SHIFT (0)
-#define NV_SOR_DP_CONFIG_WATERMARK_MASK (0x3f)
-#define NV_SOR_DP_MN(i) (0x5a + i)
-#define NV_SOR_DP_MN_M_MOD_SHIFT (30)
-#define NV_SOR_DP_MN_M_MOD_DEFAULT_MASK (0x3 << 30)
-#define NV_SOR_DP_MN_M_MOD_NONE (0 << 30)
-#define NV_SOR_DP_MN_M_MOD_INC (1 << 30)
-#define NV_SOR_DP_MN_M_MOD_DEC (2 << 30)
-#define NV_SOR_DP_MN_M_DELTA_SHIFT (24)
-#define NV_SOR_DP_MN_M_DELTA_DEFAULT_MASK (0xf << 24)
-#define NV_SOR_DP_MN_N_VAL_SHIFT (0)
-#define NV_SOR_DP_MN_N_VAL_DEFAULT_MASK (0xffffff)
-#define NV_SOR_DP_PADCTL(i) (0x5c + (i))
-#define NV_SOR_DP_PADCTL_SPARE_SHIFT (25)
-#define NV_SOR_DP_PADCTL_SPARE_DEFAULT_MASK (0x7f << 25)
-#define NV_SOR_DP_PADCTL_VCO_2X_SHIFT (24)
-#define NV_SOR_DP_PADCTL_VCO_2X_DISABLE (0 << 24)
-#define NV_SOR_DP_PADCTL_VCO_2X_ENABLE (1 << 24)
-#define NV_SOR_DP_PADCTL_PAD_CAL_PD_SHIFT (23)
-#define NV_SOR_DP_PADCTL_PAD_CAL_PD_POWERUP (0 << 23)
-#define NV_SOR_DP_PADCTL_PAD_CAL_PD_POWERDOWN (1 << 23)
-#define NV_SOR_DP_PADCTL_TX_PU_SHIFT (22)
-#define NV_SOR_DP_PADCTL_TX_PU_DISABLE (0 << 22)
-#define NV_SOR_DP_PADCTL_TX_PU_ENABLE (1 << 22)
-#define NV_SOR_DP_PADCTL_TX_PU_MASK (1 << 22)
-#define NV_SOR_DP_PADCTL_REG_CTRL_SHIFT (20)
-#define NV_SOR_DP_PADCTL_REG_CTRL_DEFAULT_MASK (0x3 << 20)
-#define NV_SOR_DP_PADCTL_VCMMODE_SHIFT (16)
-#define NV_SOR_DP_PADCTL_VCMMODE_DEFAULT_MASK (0xf << 16)
-#define NV_SOR_DP_PADCTL_VCMMODE_TRISTATE (0 << 16)
-#define NV_SOR_DP_PADCTL_VCMMODE_TEST_MUX (1 << 16)
-#define NV_SOR_DP_PADCTL_VCMMODE_WEAK_PULLDOWN (2 << 16)
-#define NV_SOR_DP_PADCTL_VCMMODE_STRONG_PULLDOWN (4 << 16)
-#define NV_SOR_DP_PADCTL_TX_PU_VALUE_SHIFT (8)
-#define NV_SOR_DP_PADCTL_TX_PU_VALUE_DEFAULT_MASK (0xff << 8)
-#define NV_SOR_DP_PADCTL_COMODE_TXD_3_DP_TXD_3_SHIFT (7)
-#define NV_SOR_DP_PADCTL_COMODE_TXD_3_DP_TXD_3_DISABLE (0 << 7)
-#define NV_SOR_DP_PADCTL_COMODE_TXD_3_DP_TXD_3_ENABLE (1 << 7)
-#define NV_SOR_DP_PADCTL_COMODE_TXD_2_DP_TXD_0_SHIFT (6)
-#define NV_SOR_DP_PADCTL_COMODE_TXD_2_DP_TXD_0_DISABLE (0 << 6)
-#define NV_SOR_DP_PADCTL_COMODE_TXD_2_DP_TXD_0_ENABLE (1 << 6)
-#define NV_SOR_DP_PADCTL_COMODE_TXD_1_DP_TXD_1_SHIFT (5)
-#define NV_SOR_DP_PADCTL_COMODE_TXD_1_DP_TXD_1_DISABLE (0 << 5)
-#define NV_SOR_DP_PADCTL_COMODE_TXD_1_DP_TXD_1_ENABLE (1 << 5)
-#define NV_SOR_DP_PADCTL_COMODE_TXD_0_DP_TXD_2_SHIFT (4)
-#define NV_SOR_DP_PADCTL_COMODE_TXD_0_DP_TXD_2_DISABLE (0 << 4)
-#define NV_SOR_DP_PADCTL_COMODE_TXD_0_DP_TXD_2_ENABLE (1 << 4)
-#define NV_SOR_DP_PADCTL_PD_TXD_3_SHIFT (3)
-#define NV_SOR_DP_PADCTL_PD_TXD_3_YES (0 << 3)
-#define NV_SOR_DP_PADCTL_PD_TXD_3_NO (1 << 3)
-#define NV_SOR_DP_PADCTL_PD_TXD_0_SHIFT (2)
-#define NV_SOR_DP_PADCTL_PD_TXD_0_YES (0 << 2)
-#define NV_SOR_DP_PADCTL_PD_TXD_0_NO (1 << 2)
-#define NV_SOR_DP_PADCTL_PD_TXD_1_SHIFT (1)
-#define NV_SOR_DP_PADCTL_PD_TXD_1_YES (0 << 1)
-#define NV_SOR_DP_PADCTL_PD_TXD_1_NO (1 << 1)
-#define NV_SOR_DP_PADCTL_PD_TXD_2_SHIFT (0)
-#define NV_SOR_DP_PADCTL_PD_TXD_2_YES (0)
-#define NV_SOR_DP_PADCTL_PD_TXD_2_NO (1)
-#define NV_SOR_DP_DEBUG(i) (0x5e + i)
-#define NV_SOR_DP_SPARE(i) (0x60 + (i))
-#define NV_SOR_DP_SPARE_REG_SHIFT (3)
-#define NV_SOR_DP_SPARE_REG_DEFAULT_MASK (0x1fffffff << 3)
-#define NV_SOR_DP_SPARE_SOR_CLK_SEL_SHIFT (2)
-#define NV_SOR_DP_SPARE_SOR_CLK_SEL_DEFAULT_MASK (0x1 << 2)
-#define NV_SOR_DP_SPARE_SOR_CLK_SEL_SAFE_SORCLK (0 << 2)
-#define NV_SOR_DP_SPARE_SOR_CLK_SEL_MACRO_SORCLK (1 << 2)
-#define NV_SOR_DP_SPARE_PANEL_SHIFT (1)
-#define NV_SOR_DP_SPARE_PANEL_EXTERNAL (0 << 1)
-#define NV_SOR_DP_SPARE_PANEL_INTERNAL (1 << 1)
-#define NV_SOR_DP_SPARE_SEQ_ENABLE_SHIFT (0)
-#define NV_SOR_DP_SPARE_SEQ_ENABLE_NO (0)
-#define NV_SOR_DP_SPARE_SEQ_ENABLE_YES (1)
-#define NV_SOR_DP_AUDIO_CTRL (0x62)
-#define NV_SOR_DP_AUDIO_HBLANK_SYMBOLS (0x63)
-#define NV_SOR_DP_AUDIO_HBLANK_SYMBOLS_MASK (0x1ffff)
-#define NV_SOR_DP_AUDIO_HBLANK_SYMBOLS_VALUE_SHIFT (0)
-#define NV_SOR_DP_AUDIO_VBLANK_SYMBOLS (0x64)
-#define NV_SOR_DP_AUDIO_VBLANK_SYMBOLS_MASK (0x1ffff)
-#define NV_SOR_DP_AUDIO_VBLANK_SYMBOLS_SHIFT (0)
-#define NV_SOR_DP_GENERIC_INFOFRAME_HEADER (0x65)
-#define NV_SOR_DP_GENERIC_INFOFRAME_SUBPACK(i) (0x66 + (i))
-#define NV_SOR_DP_TPG (0x6d)
-#define NV_SOR_DP_TPG_LANE3_CHANNELCODING_SHIFT (30)
-#define NV_SOR_DP_TPG_LANE3_CHANNELCODING_DISABLE (0 << 30)
-#define NV_SOR_DP_TPG_LANE3_CHANNELCODING_ENABLE (1 << 30)
-#define NV_SOR_DP_TPG_LANE3_SCRAMBLEREN_SHIFT (28)
-#define NV_SOR_DP_TPG_LANE3_SCRAMBLEREN_ENABLE_GALIOS (1 << 28)
-#define NV_SOR_DP_TPG_LANE3_SCRAMBLEREN_ENABLE_FIBONACCI (2 << 28)
-#define NV_SOR_DP_TPG_LANE3_PATTERN_SHIFT (24)
-#define NV_SOR_DP_TPG_LANE3_PATTERN_DEFAULT_MASK (0xf << 24)
-#define NV_SOR_DP_TPG_LANE3_PATTERN_NOPATTERN (0 << 24)
-#define NV_SOR_DP_TPG_LANE3_PATTERN_TRAINING1 (1 << 24)
-#define NV_SOR_DP_TPG_LANE3_PATTERN_TRAINING2 (2 << 24)
-#define NV_SOR_DP_TPG_LANE3_PATTERN_TRAINING3 (3 << 24)
-#define NV_SOR_DP_TPG_LANE3_PATTERN_D102 (4 << 24)
-#define NV_SOR_DP_TPG_LANE3_PATTERN_SBLERRRATE (5 << 24)
-#define NV_SOR_DP_TPG_LANE3_PATTERN_PRBS7 (6 << 24)
-#define NV_SOR_DP_TPG_LANE3_PATTERN_CSTM (7 << 24)
-#define NV_SOR_DP_TPG_LANE3_PATTERN_HBR2_COMPLIANCE (8 << 24)
-#define NV_SOR_DP_TPG_LANE2_CHANNELCODING_SHIFT (22)
-#define NV_SOR_DP_TPG_LANE2_CHANNELCODING_DISABLE (0 << 22)
-#define NV_SOR_DP_TPG_LANE2_CHANNELCODING_ENABLE (1 << 22)
-#define NV_SOR_DP_TPG_LANE2_SCRAMBLEREN_SHIFT (20)
-#define NV_SOR_DP_TPG_LANE2_SCRAMBLEREN_DEFAULT_MASK (0x3 << 20)
-#define NV_SOR_DP_TPG_LANE2_SCRAMBLEREN_DISABLE (0 << 20)
-#define NV_SOR_DP_TPG_LANE2_SCRAMBLEREN_ENABLE_GALIOS (1 << 20)
-#define NV_SOR_DP_TPG_LANE2_SCRAMBLEREN_ENABLE_FIBONACCI (2 << 20)
-#define NV_SOR_DP_TPG_LANE2_PATTERN_SHIFT (16)
-#define NV_SOR_DP_TPG_LANE2_PATTERN_DEFAULT_MASK (0xf << 16)
-#define NV_SOR_DP_TPG_LANE2_PATTERN_NOPATTERN (0 << 16)
-#define NV_SOR_DP_TPG_LANE2_PATTERN_TRAINING1 (1 << 16)
-#define NV_SOR_DP_TPG_LANE2_PATTERN_TRAINING2 (2 << 16)
-#define NV_SOR_DP_TPG_LANE2_PATTERN_TRAINING3 (3 << 16)
-#define NV_SOR_DP_TPG_LANE2_PATTERN_D102 (4 << 16)
-#define NV_SOR_DP_TPG_LANE2_PATTERN_SBLERRRATE (5 << 16)
-#define NV_SOR_DP_TPG_LANE2_PATTERN_PRBS7 (6 << 16)
-#define NV_SOR_DP_TPG_LANE2_PATTERN_CSTM (7 << 16)
-#define NV_SOR_DP_TPG_LANE2_PATTERN_HBR2_COMPLIANCE (8 << 16)
-#define NV_SOR_DP_TPG_LANE1_CHANNELCODING_SHIFT (14)
-#define NV_SOR_DP_TPG_LANE1_CHANNELCODING_DISABLE (0 << 14)
-#define NV_SOR_DP_TPG_LANE1_CHANNELCODING_ENABLE (1 << 14)
-#define NV_SOR_DP_TPG_LANE1_SCRAMBLEREN_SHIFT (12)
-#define NV_SOR_DP_TPG_LANE1_SCRAMBLEREN_DEFAULT_MASK (0x3 << 12)
-#define NV_SOR_DP_TPG_LANE1_SCRAMBLEREN_DISABLE (0 << 12)
-#define NV_SOR_DP_TPG_LANE1_SCRAMBLEREN_ENABLE_GALIOS (1 << 12)
-#define NV_SOR_DP_TPG_LANE1_SCRAMBLEREN_ENABLE_FIBONACCI (2 << 12)
-#define NV_SOR_DP_TPG_LANE1_PATTERN_SHIFT (8)
-#define NV_SOR_DP_TPG_LANE1_PATTERN_DEFAULT_MASK (0xf << 8)
-#define NV_SOR_DP_TPG_LANE1_PATTERN_NOPATTERN (0 << 8)
-#define NV_SOR_DP_TPG_LANE1_PATTERN_TRAINING1 (1 << 8)
-#define NV_SOR_DP_TPG_LANE1_PATTERN_TRAINING2 (2 << 8)
-#define NV_SOR_DP_TPG_LANE1_PATTERN_TRAINING3 (3 << 8)
-#define NV_SOR_DP_TPG_LANE1_PATTERN_D102 (4 << 8)
-#define NV_SOR_DP_TPG_LANE1_PATTERN_SBLERRRATE (5 << 8)
-#define NV_SOR_DP_TPG_LANE1_PATTERN_PRBS7 (6 << 8)
-#define NV_SOR_DP_TPG_LANE1_PATTERN_CSTM (7 << 8)
-#define NV_SOR_DP_TPG_LANE1_PATTERN_HBR2_COMPLIANCE (8 << 8)
-#define NV_SOR_DP_TPG_LANE0_CHANNELCODING_SHIFT (6)
-#define NV_SOR_DP_TPG_LANE0_CHANNELCODING_DISABLE (0 << 6)
-#define NV_SOR_DP_TPG_LANE0_CHANNELCODING_ENABLE (1 << 6)
-#define NV_SOR_DP_TPG_LANE0_SCRAMBLEREN_SHIFT (4)
-#define NV_SOR_DP_TPG_LANE0_SCRAMBLEREN_DEFAULT_MASK (0x3 << 4)
-#define NV_SOR_DP_TPG_LANE0_SCRAMBLEREN_DISABLE (0 << 4)
-#define NV_SOR_DP_TPG_LANE0_SCRAMBLEREN_ENABLE_GALIOS (1 << 4)
-#define NV_SOR_DP_TPG_LANE0_SCRAMBLEREN_ENABLE_FIBONACCI (2 << 4)
-#define NV_SOR_DP_TPG_LANE0_PATTERN_SHIFT (0)
-#define NV_SOR_DP_TPG_LANE0_PATTERN_DEFAULT_MASK (0xf)
-#define NV_SOR_DP_TPG_LANE0_PATTERN_NOPATTERN (0)
-#define NV_SOR_DP_TPG_LANE0_PATTERN_TRAINING1 (1)
-#define NV_SOR_DP_TPG_LANE0_PATTERN_TRAINING2 (2)
-#define NV_SOR_DP_TPG_LANE0_PATTERN_TRAINING3 (3)
-#define NV_SOR_DP_TPG_LANE0_PATTERN_D102 (4)
-#define NV_SOR_DP_TPG_LANE0_PATTERN_SBLERRRATE (5)
-#define NV_SOR_DP_TPG_LANE0_PATTERN_PRBS7 (6)
-#define NV_SOR_DP_TPG_LANE0_PATTERN_CSTM (7)
-#define NV_SOR_DP_TPG_LANE0_PATTERN_HBR2_COMPLIANCE (8)
-
-enum {
- training_pattern_disabled = 0,
- training_pattern_1 = 1,
- training_pattern_2 = 2,
- training_pattern_3 = 3,
- training_pattern_none = 0xff
-};
-
-enum tegra_dc_sor_protocol {
- SOR_DP,
- SOR_LVDS,
-};
-
-#define SOR_LINK_SPEED_G1_62 6
-#define SOR_LINK_SPEED_G2_7 10
-#define SOR_LINK_SPEED_G5_4 20
-#define SOR_LINK_SPEED_LVDS 7
-
-/* todo: combine this and the intel_dp struct into one struct. */
-struct tegra_dc_dp_link_config {
- int is_valid;
-
- /* Supported configuration */
- u8 max_link_bw;
- u8 max_lane_count;
- int downspread;
- int support_enhanced_framing;
- u32 bits_per_pixel;
- int alt_scramber_reset_cap; /* true for eDP */
- int only_enhanced_framing; /* enhanced_frame_en ignored */
-
- /* Actual configuration */
- u8 link_bw;
- u8 lane_count;
- int enhanced_framing;
- int scramble_ena;
-
- u32 activepolarity;
- u32 active_count;
- u32 tu_size;
- u32 active_frac;
- u32 watermark;
-
- s32 hblank_sym;
- s32 vblank_sym;
-
- /* Training data */
- u32 drive_current;
- u32 preemphasis;
- u32 postcursor;
- u8 aux_rd_interval;
- u8 tps3_supported;
-};
-
-/* TODO: just pull these up into one struct? Need to see how this impacts
- * having two channels.
- */
-struct tegra_dc_sor_data {
- struct tegra_dc *dc;
- void *base;
- void *pmc_base;
- u8 portnum; /* 0 or 1 */
- struct tegra_dc_dp_link_config *link_cfg;
- int power_is_up;
-};
-
-#define TEGRA_SOR_TIMEOUT_MS 1000
-#define TEGRA_SOR_ATTACH_TIMEOUT_MS 100000
-
-#define CHECK_RET(x) \
- do { \
- ret = (x); \
- if (ret != 0) \
- return ret; \
- } while (0)
-
-void tegra_dc_sor_enable_dp(struct tegra_dc_sor_data *sor);
-int tegra_dc_sor_set_power_state(struct tegra_dc_sor_data *sor, int pu_pd);
-void tegra_dc_sor_set_dp_linkctl(struct tegra_dc_sor_data *sor, int ena,
- u8 training_pattern, const struct tegra_dc_dp_link_config *link_cfg);
-void tegra_dc_sor_set_link_bandwidth(struct tegra_dc_sor_data *sor, u8 link_bw);
-void tegra_dc_sor_set_lane_count(struct tegra_dc_sor_data *sor, u8 lane_count);
-void tegra_dc_sor_set_panel_power(struct tegra_dc_sor_data *sor,
- int power_up);
-void tegra_dc_sor_set_internal_panel(struct tegra_dc_sor_data *sor, int is_int);
-void tegra_dc_sor_read_link_config(struct tegra_dc_sor_data *sor, u8 *link_bw,
- u8 *lane_count);
-void tegra_dc_sor_attach(struct tegra_dc_sor_data *sor);
-void tegra_dc_sor_set_lane_parm(struct tegra_dc_sor_data *sor,
- const struct tegra_dc_dp_link_config *link_cfg);
-void tegra_dc_sor_power_down_unused_lanes(struct tegra_dc_sor_data *sor);
-void tegra_dc_sor_set_voltage_swing(struct tegra_dc_sor_data *sor);
-void tegra_sor_precharge_lanes(struct tegra_dc_sor_data *sor);
-void tegra_dp_disable_tx_pu(struct tegra_dc_sor_data *sor);
-void tegra_dp_set_pe_vs_pc(struct tegra_dc_sor_data *sor, u32 mask,
- u32 pe_reg, u32 vs_reg, u32 pc_reg, u8 pc_supported);
-#endif /*__TEGRA124_SOR_H__ */
diff --git a/src/soc/nvidia/tegra124/spi.c b/src/soc/nvidia/tegra124/spi.c
index b88306b..aefb4da 100644
--- a/src/soc/nvidia/tegra124/spi.c
+++ b/src/soc/nvidia/tegra124/spi.c
@@ -18,23 +18,23 @@
* Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
*/
+#include <arch/cache.h>
+#include <arch/io.h>
#include <assert.h>
+#include <console/console.h>
#include <cbfs.h>
+#include <delay.h>
#include <inttypes.h>
+#include <soc/addressmap.h>
+#include <soc/dma.h>
+#include <soc/spi.h>
#include <spi-generic.h>
#include <spi_flash.h>
#include <stdint.h>
#include <stdlib.h>
#include <string.h>
#include <timer.h>
-#include <arch/cache.h>
-#include <arch/io.h>
-#include <console/console.h>
-#include <soc/addressmap.h>
-#include <delay.h>
-#include "dma.h"
-#include "spi.h"
#if defined(CONFIG_DEBUG_SPI) && CONFIG_DEBUG_SPI
# define DEBUG_SPI(x,...) printk(BIOS_DEBUG, "TEGRA_SPI: " x)
diff --git a/src/soc/nvidia/tegra124/spi.h b/src/soc/nvidia/tegra124/spi.h
deleted file mode 100644
index 11e88fe..0000000
--- a/src/soc/nvidia/tegra124/spi.h
+++ /dev/null
@@ -1,72 +0,0 @@
-/*
- * Copyright (c) 2013, NVIDIA CORPORATION. All rights reserved.
- *
- * This program is free software; you can redistribute it and/or modify it
- * under the terms and conditions of the GNU General Public License,
- * version 2, as published by the Free Software Foundation.
- *
- * This program is distributed in the hope it will be useful, but WITHOUT
- * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
- * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
- * more details.
- *
- * You should have received a copy of the GNU General Public License
- * along with this program. If not, see <http://www.gnu.org/licenses/>.
- */
-
-#ifndef __NVIDIA_TEGRA124_SPI_H__
-#define __NVIDIA_TEGRA124_SPI_H__
-
-#include <spi-generic.h>
-#include <stddef.h>
-
-#include "dma.h"
-
-struct tegra_spi_regs {
- u32 command1; /* 0x000: SPI_COMMAND1 */
- u32 command2; /* 0x004: SPI_COMMAND2 */
- u32 timing1; /* 0x008: SPI_CS_TIM1 */
- u32 timing2; /* 0x00c: SPI_CS_TIM2 */
- u32 trans_status; /* 0x010: SPI_TRANS_STATUS */
- u32 fifo_status; /* 0x014: SPI_FIFO_STATUS */
- u32 tx_data; /* 0x018: SPI_TX_DATA */
- u32 rx_data; /* 0x01c: SPI_RX_DATA */
- u32 dma_ctl; /* 0x020: SPI_DMA_CTL */
- u32 dma_blk; /* 0x024: SPI_DMA_BLK */
- u32 rsvd[56]; /* 0x028-0x107: reserved */
- u32 tx_fifo; /* 0x108: SPI_FIFO1 */
- u32 rsvd2[31]; /* 0x10c-0x187 reserved */
- u32 rx_fifo; /* 0x188: SPI_FIFO2 */
- u32 spare_ctl; /* 0x18c: SPI_SPARE_CTRL */
-} __attribute__((packed));
-check_member(tegra_spi_regs, spare_ctl, 0x18c);
-
-enum spi_xfer_mode {
- XFER_MODE_NONE = 0,
- XFER_MODE_PIO,
- XFER_MODE_DMA,
-};
-
-struct tegra_spi_channel {
- struct tegra_spi_regs *regs;
-
- /* static configuration */
- struct spi_slave slave;
- unsigned int req_sel;
-
- int dual_mode; /* for x2 transfers with bit interleaving */
-
- /* context (used internally) */
- u8 *in_buf, *out_buf;
- struct apb_dma_channel *dma_out, *dma_in;
- enum spi_xfer_mode xfer_mode;
-};
-
-struct cbfs_media;
-int initialize_tegra_spi_cbfs_media(struct cbfs_media *media,
- void *buffer_address,
- size_t buffer_size);
-
-struct tegra_spi_channel *tegra_spi_init(unsigned int bus);
-
-#endif /* __NVIDIA_TEGRA124_SPI_H__ */
diff --git a/src/soc/nvidia/tegra124/sysctr.h b/src/soc/nvidia/tegra124/sysctr.h
deleted file mode 100644
index 1d7f53c..0000000
--- a/src/soc/nvidia/tegra124/sysctr.h
+++ /dev/null
@@ -1,55 +0,0 @@
-/*
- * This file is part of the coreboot project.
- *
- * Copyright 2013 Google Inc.
- *
- * This program is free software; you can redistribute it and/or modify
- * it under the terms of the GNU General Public License as published by
- * the Free Software Foundation; version 2 of the License.
- *
- * This program is distributed in the hope that it will be useful,
- * but WITHOUT ANY WARRANTY; without even the implied warranty of
- * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
- * GNU General Public License for more details.
- *
- * You should have received a copy of the GNU General Public License
- * along with this program; if not, write to the Free Software
- * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
- */
-
-#ifndef __SOC_NVIDIA_TEGRA124_SYSCTR_H__
-#define __SOC_NVIDIA_TEGRA124_SYSCTR_H__
-
-#include <stdint.h>
-
-enum {
- SYSCTR_CNTCR_EN = 1 << 0,
- SYSCTR_CNTCR_HDBG = 1 << 1,
- SYSCTR_CNTCR_FCREQ = 1 << 8
-};
-
-struct sysctr_regs {
- uint32_t cntcr;
- uint32_t cntsr;
- uint32_t cntcv0;
- uint32_t cntcv1;
- uint8_t _rsv0[0x10];
- uint32_t cntfid0;
- uint32_t cntfid1;
- uint8_t _rsv1[0xfa8];
- uint32_t counterid4;
- uint32_t counterid5;
- uint32_t counterid6;
- uint32_t counterid7;
- uint32_t counterid0;
- uint32_t counterid1;
- uint32_t counterid2;
- uint32_t counterid3;
- uint32_t counterid8;
- uint32_t counterid9;
- uint32_t counterid10;
- uint32_t counterid11;
-};
-check_member(sysctr_regs, counterid11, 0xffc);
-
-#endif /* __SOC_NVIDIA_TEGRA124_SYSCTR_H__ */
diff --git a/src/soc/nvidia/tegra124/uart.c b/src/soc/nvidia/tegra124/uart.c
index fd8074d..4af00e9 100644
--- a/src/soc/nvidia/tegra124/uart.c
+++ b/src/soc/nvidia/tegra124/uart.c
@@ -17,10 +17,10 @@
* Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
*/
-#include <console/uart.h>
#include <arch/io.h>
#include <boot/coreboot_tables.h>
#include <console/console.h> /* for __console definition */
+#include <console/uart.h>
#include <drivers/uart/uart8250reg.h>
diff --git a/src/soc/nvidia/tegra124/verstage.c b/src/soc/nvidia/tegra124/verstage.c
index 2e5ddf2..8032423 100644
--- a/src/soc/nvidia/tegra124/verstage.c
+++ b/src/soc/nvidia/tegra124/verstage.c
@@ -20,8 +20,8 @@
#include <arch/cache.h>
#include <arch/exception.h>
#include <console/console.h>
-#include <soc/nvidia/tegra124/cache.h>
-#include <soc/nvidia/tegra124/early_configs.h>
+#include <soc/cache.h>
+#include <soc/early_configs.h>
#include <stdlib.h>
#include <symbols.h>
#include <vendorcode/google/chromeos/chromeos.h>
More information about the coreboot-gerrit
mailing list