[coreboot-gerrit] New patch to review for coreboot: 8805004 Board iwave iWRainbowG6:Non-local header treated as local
HAOUAS Elyes (ehaouas@noos.fr)
gerrit at coreboot.org
Sun Jun 1 19:47:59 CEST 2014
HAOUAS Elyes (ehaouas at noos.fr) just uploaded a new patch set to gerrit, which you can find at http://review.coreboot.org/5914
-gerrit
commit 88050045e913304da4ce26cc80e4f3abd4d5c71e
Author: Elyes <ehaouas at noos.fr>
Date: Sun Jun 1 19:46:07 2014 +0200
Board iwave iWRainbowG6:Non-local header treated as local
Change-Id: Ic66affcf0e096ccc69cf4b157bccb76d280721db
Signed-off-by: Elyes <ehaouas at noos.fr>
---
src/mainboard/iwave/iWRainbowG6/acpi_tables.c | 2 +-
src/mainboard/iwave/iWRainbowG6/romstage.c | 10 +++++-----
src/mainboard/iwave/iWRainbowG6/smihandler.c | 2 +-
3 files changed, 7 insertions(+), 7 deletions(-)
diff --git a/src/mainboard/iwave/iWRainbowG6/acpi_tables.c b/src/mainboard/iwave/iWRainbowG6/acpi_tables.c
index 8095ab0..0087d28 100644
--- a/src/mainboard/iwave/iWRainbowG6/acpi_tables.c
+++ b/src/mainboard/iwave/iWRainbowG6/acpi_tables.c
@@ -34,7 +34,7 @@ extern const unsigned char AmlCode[];
unsigned long acpi_create_slic(unsigned long current);
#endif
-#include "southbridge/intel/i82801gx/nvs.h" // FIXME: our own copy of nvs would be nice
+#include <southbridge/intel/i82801gx/nvs.h> // FIXME: our own copy of nvs would be nice
static void acpi_create_gnvs(global_nvs_t * gnvs)
{
diff --git a/src/mainboard/iwave/iWRainbowG6/romstage.c b/src/mainboard/iwave/iWRainbowG6/romstage.c
index 39fce07..7810e6d 100644
--- a/src/mainboard/iwave/iWRainbowG6/romstage.c
+++ b/src/mainboard/iwave/iWRainbowG6/romstage.c
@@ -27,8 +27,8 @@
#include <arch/cpu.h>
#include <console/console.h>
#if 0
-#include "ram/ramtest.c"
-#include "southbridge/intel/sch/early_smbus.c"
+#include <ram/ramtest.c>
+#include <southbridge/intel/sch/early_smbus.c>
#endif
#define RFID_TEST 0
@@ -272,9 +272,9 @@ int selectcard(void)
}
#endif
-#include "northbridge/intel/sch/early_init.c"
-#include "northbridge/intel/sch/raminit.h"
-#include "northbridge/intel/sch/raminit.c"
+#include <northbridge/intel/sch/early_init.c>
+#include <northbridge/intel/sch/raminit.h>
+#include <northbridge/intel/sch/raminit.c>
static void sch_enable_lpc(void)
{
diff --git a/src/mainboard/iwave/iWRainbowG6/smihandler.c b/src/mainboard/iwave/iWRainbowG6/smihandler.c
index f2fb1ec..91153e5 100644
--- a/src/mainboard/iwave/iWRainbowG6/smihandler.c
+++ b/src/mainboard/iwave/iWRainbowG6/smihandler.c
@@ -20,7 +20,7 @@
#include <arch/io.h>
#include <console/console.h>
#include <cpu/x86/smm.h>
-#include "southbridge/intel/i82801gx/nvs.h" // FIXME: this should point to its own copy of nvs
+#include <southbridge/intel/i82801gx/nvs.h> // FIXME: this should point to its own copy of nvs
/*
* The southbridge SMI handler checks whether gnvs has a valid pointer before
More information about the coreboot-gerrit
mailing list