[coreboot-gerrit] Patch set updated for coreboot: 800e168 add support for nct6776
Felix Held (felix-coreboot@felixheld.de)
gerrit at coreboot.org
Sun Jun 1 19:17:47 CEST 2014
Felix Held (felix-coreboot at felixheld.de) just uploaded a new patch set to gerrit, which you can find at http://review.coreboot.org/5450
-gerrit
commit 800e168c6049dc1c4a43969673e471c55db762c9
Author: Felix Held <felix-coreboot at felixheld.de>
Date: Sun Jun 1 19:17:33 2014 +0200
add support for nct6776
nct6776d and nct6776f are just two different package variants
Change-Id: If6686ea0a1cd6be537e286699b4ee8f88ba8ad7c
Signed-off-by: Felix Held <felix-coreboot at felixheld.de>
---
src/superio/nuvoton/Kconfig | 5 ++
src/superio/nuvoton/Makefile.inc | 1 +
src/superio/nuvoton/nct6776d/Makefile.inc | 22 +++++++++
src/superio/nuvoton/nct6776d/nct6776d.h | 60 +++++++++++++++++++++++
src/superio/nuvoton/nct6776d/superio.c | 79 +++++++++++++++++++++++++++++++
5 files changed, 167 insertions(+)
diff --git a/src/superio/nuvoton/Kconfig b/src/superio/nuvoton/Kconfig
index 350c8dd..c6c547b 100644
--- a/src/superio/nuvoton/Kconfig
+++ b/src/superio/nuvoton/Kconfig
@@ -28,3 +28,8 @@ config SUPERIO_NUVOTON_WPCM450
config SUPERIO_NUVOTON_NCT5104D
bool
select SUPERIO_NUVOTON_COMMON_ROMSTAGE
+
+config SUPERIO_NUVOTON_NCT6776D
+ bool
+ select SUPERIO_NUVOTON_COMMON_ROMSTAGE
+
diff --git a/src/superio/nuvoton/Makefile.inc b/src/superio/nuvoton/Makefile.inc
index 1ce6963..ad7cac7 100644
--- a/src/superio/nuvoton/Makefile.inc
+++ b/src/superio/nuvoton/Makefile.inc
@@ -22,3 +22,4 @@ romstage-$(CONFIG_SUPERIO_NUVOTON_COMMON_ROMSTAGE) += common/early_serial.c
subdirs-$(CONFIG_SUPERIO_NUVOTON_WPCM450) += wpcm450
subdirs-$(CONFIG_SUPERIO_NUVOTON_NCT5104D) += nct5104d
+subdirs-$(CONFIG_SUPERIO_NUVOTON_NCT6776D) += nct6776d
diff --git a/src/superio/nuvoton/nct6776d/Makefile.inc b/src/superio/nuvoton/nct6776d/Makefile.inc
new file mode 100755
index 0000000..aacfa31
--- /dev/null
+++ b/src/superio/nuvoton/nct6776d/Makefile.inc
@@ -0,0 +1,22 @@
+##
+## This file is part of the coreboot project.
+##
+## Copyright (C) 2011 - 2012 Advanced Micro Devices, Inc.
+## Copyright (C) 2014 Felix Held <felix-coreboot at felixheld.de>
+##
+## This program is free software; you can redistribute it and/or modify
+## it under the terms of the GNU General Public License as published by
+## the Free Software Foundation; either version 2 of the License, or
+## (at your option) any later version.
+##
+## This program is distributed in the hope that it will be useful,
+## but WITHOUT ANY WARRANTY; without even the implied warranty of
+## MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+## GNU General Public License for more details.
+##
+## You should have received a copy of the GNU General Public License
+## along with this program; if not, write to the Free Software
+## Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
+##
+
+ramstage-$(CONFIG_SUPERIO_NUVOTON_NCT6776D) += superio.c
diff --git a/src/superio/nuvoton/nct6776d/nct6776d.h b/src/superio/nuvoton/nct6776d/nct6776d.h
new file mode 100755
index 0000000..00e45de
--- /dev/null
+++ b/src/superio/nuvoton/nct6776d/nct6776d.h
@@ -0,0 +1,60 @@
+/*
+ * This file is part of the coreboot project.
+ *
+ * Copyright (C) 2014 Felix Held <felix-coreboot at felixheld.de>
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
+ */
+
+#ifndef SUPERIO_NUVOTON_NCT6776D_NCT6776D_H
+#define SUPERIO_NUVOTON_NCT6776D_NCT6776D_H
+
+/* Logical Device Numbers (LDN). */
+#define NCT6776D_FDC 0x00 /* Floppy */
+#define NCT6776D_PP 0x01 /* Parallel port */
+#define NCT6776D_SP1 0x02 /* Com1 */
+#define NCT6776D_SP2 0x03 /* Com2 & IR */
+#define NCT6776D_KBC 0x05 /* PS/2 keyboard and mouse */
+#define NCT6776D_CIR 0x06
+#define NCT6776D_GPIO6789_V 0x07
+#define NCT6776D_WDT1_GPIO01A_V 0x08
+#define NCT6776D_GPIO1234567_V 0x09
+#define NCT6776D_ACPI 0x0A
+#define NCT6776D_HWM_FPLED 0x0B /* Hardware monitor & front LED */
+#define NCT6776D_VID 0x0D
+#define NCT6776D_CIRWKUP 0x0E /* CIR wakeup */
+#define NCT6776D_GPIO_PP_OD 0x0F /* GPIO Push-Pull/Open drain select */
+#define NCT6776D_SVID 0x14
+#define NCT6776D_DSLP 0x16 /* Deep sleep */
+#define NCT6776D_GPIOA_LDN 0x17
+
+/* virtual LDN for GPIO and WDT */
+#define NCT6776D_WDT1 ((0<<8) | NCT6776D_WDT1_GPIO01A_V)
+
+#define NCT6776D_GPIOBASE ((0<<8) | NCT6776D_WDT1_GPIO01A_V) //?
+
+#define NCT6776D_GPIO0 ((1<<8) | NCT6776D_WDT1_GPIO01A_V)
+#define NCT6776D_GPIO1 ((1<<8) | NCT6776D_GPIO1234567_V)
+#define NCT6776D_GPIO2 ((2<<8) | NCT6776D_GPIO1234567_V)
+#define NCT6776D_GPIO3 ((3<<8) | NCT6776D_GPIO1234567_V)
+#define NCT6776D_GPIO4 ((4<<8) | NCT6776D_GPIO1234567_V)
+#define NCT6776D_GPIO5 ((5<<8) | NCT6776D_GPIO1234567_V)
+#define NCT6776D_GPIO6 ((6<<8) | NCT6776D_GPIO1234567_V)
+#define NCT6776D_GPIO7 ((7<<8) | NCT6776D_GPIO1234567_V)
+#define NCT6776D_GPIO8 ((0<<8) | NCT6776D_GPIO6789_V)
+#define NCT6776D_GPIO9 ((1<<8) | NCT6776D_GPIO6789_V)
+#define NCT6776D_GPIOA ((2<<8) | NCT6776D_WDT1_GPIO01A_V)
+
+#endif
diff --git a/src/superio/nuvoton/nct6776d/superio.c b/src/superio/nuvoton/nct6776d/superio.c
new file mode 100755
index 0000000..6d1ed58
--- /dev/null
+++ b/src/superio/nuvoton/nct6776d/superio.c
@@ -0,0 +1,79 @@
+/*
+ * This file is part of the coreboot project.
+ *
+ * Copyright (C) 2011 Advanced Micro Devices, Inc.
+ * Copyright (C) 2014 Felix Held <felix-coreboot at felixheld.de>
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
+ */
+
+#include <arch/io.h>
+#include <device/pnp.h>
+#include <superio/conf_mode.h>
+#include <stdlib.h>
+#include "nct6776d.h"
+
+static void nct6776d_init(device_t dev)
+{
+}
+
+static struct device_operations ops = {
+ .read_resources = pnp_read_resources,
+ .set_resources = pnp_set_resources,
+ .enable_resources = pnp_enable_resources,
+ .enable = pnp_alt_enable,
+ .init = nct6776d_init,
+ .ops_pnp_mode = &pnp_conf_mode_8787_aa,
+};
+
+static struct pnp_info pnp_dev_info[] = { //TODO: smbus: io, irq?
+ { &ops, NCT6776D_FDC, PNP_IO0 | PNP_IRQ0 | PNP_DRQ0, {0x0ff8, 0}, },
+ { &ops, NCT6776D_PP, PNP_IO0 | PNP_IRQ0 | PNP_DRQ0, {0x0ff8, 0}, },
+ { &ops, NCT6776D_SP1, PNP_IO0 | PNP_IRQ0, {0x0ff8, 0}, },
+ { &ops, NCT6776D_SP2, PNP_IO0 | PNP_IRQ0, {0x0ff8, 0}, },
+ { &ops, NCT6776D_KBC, PNP_IO0 | PNP_IO1 | PNP_IRQ0 | PNP_IRQ1, {0x0fff, 0}, {0x0fff, 4}, },
+ { &ops, NCT6776D_CIR, PNP_IO0 | PNP_IRQ0, {0x0ff8, 0}, },
+ { &ops, NCT6776D_ACPI},
+ { &ops, NCT6776D_HWM_FPLED, PNP_IO0 | PNP_IO1 | PNP_IRQ0, {0x0ffe, 0}, {0x0ffe, 4},},//4?
+ { &ops, NCT6776D_VID},
+ { &ops, NCT6776D_CIRWKUP, PNP_IO0 | PNP_IRQ0, {0x0ff8, 0}, },//?
+ { &ops, NCT6776D_GPIO_PP_OD},
+ { &ops, NCT6776D_SVID},
+ { &ops, NCT6776D_DSLP},
+ { &ops, NCT6776D_GPIOA_LDN},
+ { &ops, NCT6776D_WDT1},
+ { &ops, NCT6776D_GPIOBASE, PNP_IO0 | PNP_IRQ0, {0x0ff8, 0}, },//?
+ { &ops, NCT6776D_GPIO0},
+ { &ops, NCT6776D_GPIO1},
+ { &ops, NCT6776D_GPIO2},
+ { &ops, NCT6776D_GPIO3},
+ { &ops, NCT6776D_GPIO4},
+ { &ops, NCT6776D_GPIO5},
+ { &ops, NCT6776D_GPIO6},
+ { &ops, NCT6776D_GPIO7},
+ { &ops, NCT6776D_GPIO8},
+ { &ops, NCT6776D_GPIO9},
+ { &ops, NCT6776D_GPIOA},
+};
+
+static void enable_dev(struct device *dev)
+{
+ pnp_enable_devices(dev, &ops, ARRAY_SIZE(pnp_dev_info), pnp_dev_info);
+}
+
+struct chip_operations superio_nuvoton_nct6776d_ops = {
+ CHIP_NAME("NUVOTON NCT6776D Super I/O")
+ .enable_dev = enable_dev,
+};
More information about the coreboot-gerrit
mailing list