[coreboot-gerrit] Patch set updated for coreboot: 8dfe4c8 thomson/ip1000/devicetree.cb: Remove trailing whitespace

HAOUAS Elyes (ehaouas@noos.fr) gerrit at coreboot.org
Wed Jul 23 11:38:58 CEST 2014


HAOUAS Elyes (ehaouas at noos.fr) just uploaded a new patch set to gerrit, which you can find at http://review.coreboot.org/6354

-gerrit

commit 8dfe4c8ab7ba11ac635f9b8ebe28debc69bdda2a
Author: Elyes HAOUAS <ehaouas at noos.fr>
Date:   Wed Jul 23 11:12:57 2014 +0200

    thomson/ip1000/devicetree.cb: Remove trailing whitespace
    
    Change-Id: I79c1d1187b1fb44337c1a82bfd9b5871cd43e3e3
    Signed-off-by: Elyes HAOUAS <ehaouas at noos.fr>
---
 src/mainboard/thomson/ip1000/devicetree.cb | 127 ++++++++++++++---------------
 1 file changed, 63 insertions(+), 64 deletions(-)

diff --git a/src/mainboard/thomson/ip1000/devicetree.cb b/src/mainboard/thomson/ip1000/devicetree.cb
index 167ada0..2f8903e 100644
--- a/src/mainboard/thomson/ip1000/devicetree.cb
+++ b/src/mainboard/thomson/ip1000/devicetree.cb
@@ -1,69 +1,68 @@
 chip northbridge/intel/i82830		# Northbridge
-  device cpu_cluster 0 on		# APIC cluster
-    chip cpu/intel/socket_mFCBGA479	# Low Voltage PIII Micro-FCBGA Socket 479
-      device lapic 0 on end		# APIC
-    end
-  end
+	device cpu_cluster 0 on		# APIC cluster
+		chip cpu/intel/socket_mFCBGA479	# Low Voltage PIII Micro-FCBGA Socket 479
+			device lapic 0 on end		# APIC
+		end
+	end
 
-  device domain 0 on		# PCI domain
-    device pci 0.0 on end		# Host bridge
-    device pci 2.0 on end		# VGA (Intel 82830 CGC)
-    chip southbridge/intel/i82801dx	# Southbridge
-      register "pirqa_routing" = "0x05"
-      register "pirqb_routing" = "0x06"
-      register "pirqc_routing" = "0x07"
-      register "pirqd_routing" = "0x09"
-      register "pirqe_routing" = "0x0a"
-      register "pirqf_routing" = "0x80"
-      register "pirqg_routing" = "0x80"
-      register "pirqh_routing" = "0x0b"
+	device domain 0 on		# PCI domain
+		device pci 0.0 on end		# Host bridge
+		device pci 2.0 on end		# VGA (Intel 82830 CGC)
+		chip southbridge/intel/i82801dx	# Southbridge
+			register "pirqa_routing" = "0x05"
+			register "pirqb_routing" = "0x06"
+			register "pirqc_routing" = "0x07"
+			register "pirqd_routing" = "0x09"
+			register "pirqe_routing" = "0x0a"
+			register "pirqf_routing" = "0x80"
+			register "pirqg_routing" = "0x80"
+			register "pirqh_routing" = "0x0b"
 
-      register "ide0_enable" = "1"
-      register "ide1_enable" = "1"
+			register "ide0_enable" = "1"
+			register "ide1_enable" = "1"
 
-      device pci 1d.0 on end		# USB UHCI Controller #1
-      device pci 1d.1 on end		# USB UHCI Controller #2
-      device pci 1d.2 on end		# USB UHCI Controller #3
-      device pci 1d.7 on end		# USB2 EHCI Controller
-      device pci 1e.0 on end		# PCI bridge
-      device pci 1f.0 on		# ISA/LPC bridge
-        chip superio/smsc/smscsuperio	# Super I/O
-          device pnp 2e.0 off		# Floppy
-            io 0x60 = 0x3f0
-            irq 0x70 = 6
-            drq 0x74 = 2
-          end
-          device pnp 2e.3 on		# Parallel port
-            io 0x60 = 0x378
-            irq 0x70 = 7
-            drq 0x74 = 4
-          end
-          device pnp 2e.4 on		# Com1
-            io 0x60 = 0x3f8
-            irq 0x70 = 4
-          end
-          device pnp 2e.5 on		# Com2 / IR
-            io 0x60 = 0x2f8
-            irq 0x70 = 3
-          end
-          device pnp 2e.7 on		# PS/2 keyboard/mouse
-            io 0x60 = 0x60
-            io 0x62 = 0x64
-            irq 0x70 = 1		# Keyboard interrupt
-            irq 0x72 = 12		# Mouse interrupt
-          end
-          device pnp 2e.9 off end	# Game port
-          device pnp 2e.a on		# PME
-            io 0x60 = 0x800
-          end
-          device pnp 2e.b off end	# MPU-401
-        end
-      end
-      device pci 1f.1 on end		# IDE
-      device pci 1f.3 on end		# SMBus
-      device pci 1f.5 on end		# AC'97 audio
-      device pci 1f.6 off end		# AC'97 modem
-    end
-  end
+			device pci 1d.0 on end		# USB UHCI Controller #1
+			device pci 1d.1 on end		# USB UHCI Controller #2
+			device pci 1d.2 on end		# USB UHCI Controller #3
+			device pci 1d.7 on end		# USB2 EHCI Controller
+			device pci 1e.0 on end		# PCI bridge
+			device pci 1f.0 on		# ISA/LPC bridge
+				chip superio/smsc/smscsuperio	# Super I/O
+					device pnp 2e.0 off		# Floppy
+						io 0x60 = 0x3f0
+						irq 0x70 = 6
+						drq 0x74 = 2
+					end
+					device pnp 2e.3 on		# Parallel port
+						io 0x60 = 0x378
+						irq 0x70 = 7
+						drq 0x74 = 4
+					end
+					device pnp 2e.4 on		# Com1
+						io 0x60 = 0x3f8
+						irq 0x70 = 4
+					end
+					device pnp 2e.5 on		# Com2 / IR
+						io 0x60 = 0x2f8
+						irq 0x70 = 3
+					end
+					device pnp 2e.7 on		# PS/2 keyboard/mouse
+						io 0x60 = 0x60
+						io 0x62 = 0x64
+						irq 0x70 = 1		# Keyboard interrupt
+						irq 0x72 = 12		# Mouse interrupt
+					end
+					device pnp 2e.9 off end	# Game port
+					device pnp 2e.a on		# PME
+						io 0x60 = 0x800
+					end
+					device pnp 2e.b off end	# MPU-401
+				end
+			end
+			device pci 1f.1 on end		# IDE
+			device pci 1f.3 on end		# SMBus
+			device pci 1f.5 on end		# AC'97 audio
+			device pci 1f.6 off end		# AC'97 modem
+		end
+	end
 end
-



More information about the coreboot-gerrit mailing list