[coreboot-gerrit] New patch to review for coreboot: 398b06f southbridge/ti: Remove a trailing whitespace
HAOUAS Elyes (ehaouas@noos.fr)
gerrit at coreboot.org
Tue Jul 22 19:11:01 CEST 2014
HAOUAS Elyes (ehaouas at noos.fr) just uploaded a new patch set to gerrit, which you can find at http://review.coreboot.org/6328
-gerrit
commit 398b06fd40ac7b23eb382f2ec912a3da8d957893
Author: Elyes HAOUAS <ehaouas at noos.fr>
Date: Tue Jul 22 19:11:20 2014 +0200
southbridge/ti: Remove a trailing whitespace
Change-Id: I0d63281010c57b18bdd3c2b3730c459f2964c388
Signed-off-by: Elyes HAOUAS <ehaouas at noos.fr>
---
src/southbridge/ti/pci7420/pci7420.h | 28 ++++++++++++++--------------
1 file changed, 14 insertions(+), 14 deletions(-)
diff --git a/src/southbridge/ti/pci7420/pci7420.h b/src/southbridge/ti/pci7420/pci7420.h
index f71fe17..ffe47fa 100644
--- a/src/southbridge/ti/pci7420/pci7420.h
+++ b/src/southbridge/ti/pci7420/pci7420.h
@@ -20,28 +20,28 @@
// 0844d060 (old)
#define SYSCTL 0x80 // 08405061
-#define RIMUX (1 << 0)
+#define RIMUX (1 << 0)
#define GENCTL 0x86
-#define FW1394_PRIO (0 << 0)
-#define CARDBUS_PRIO (1 << 0)
-#define FLASH_PRIO (2 << 0)
-#define ROUNDR_PRIO (3 << 0)
-#define DISABLE_OHCI (1 << 3)
-#define DISABLE_SKTB (1 << 4)
-#define DISABLE_FM (1 << 5)
-#define P12V_SW_SEL (1 << 10)
+#define FW1394_PRIO (0 << 0)
+#define CARDBUS_PRIO (1 << 0)
+#define FLASH_PRIO (2 << 0)
+#define ROUNDR_PRIO (3 << 0)
+#define DISABLE_OHCI (1 << 3)
+#define DISABLE_SKTB (1 << 4)
+#define DISABLE_FM (1 << 5)
+#define P12V_SW_SEL (1 << 10)
#define MFUNC 0x8c
#define CARDCTL 0x91
-#define SPKROUTEN (1 << 1)
+#define SPKROUTEN (1 << 1)
#define DEVCTL 0x92
-#define INT_MODE_PAR (0 << 1)
-#define INT_MODE_RSV (1 << 1)
-#define INT_MODE_MIX (2 << 1)
-#define INT_MODE_SER (3 << 1)
+#define INT_MODE_PAR (0 << 1)
+#define INT_MODE_RSV (1 << 1)
+#define INT_MODE_MIX (2 << 1)
+#define INT_MODE_SER (3 << 1)
#define INTA 0
#define INTB 1
More information about the coreboot-gerrit
mailing list