[coreboot-gerrit] Patch set updated for coreboot: 8a60bb0 baytrail: enable monotonic timer

Aaron Durbin (adurbin@google.com) gerrit at coreboot.org
Tue Jan 28 05:29:12 CET 2014


Aaron Durbin (adurbin at google.com) just uploaded a new patch set to gerrit, which you can find at http://review.coreboot.org/4894

-gerrit

commit 8a60bb01ad6689a014e521799534c35156c52554
Author: Aaron Durbin <adurbin at chromium.org>
Date:   Thu Oct 24 08:42:10 2013 -0500

    baytrail: enable monotonic timer
    
    Enabling the monotonic timer allows for collecting
    boot stage times as well as each device initialization
    time.
    
    BUG=chrome-os-partner:23166
    BRANCH=None
    TEST=Built and booted. Noted timings in console output.
    
    Change-Id: I5fdc703ea21710fd26de352f367c6fc0c767ab6a
    Signed-off-by: Aaron Durbin <adurbin at chromium.org>
    Reviewed-on: https://chromium-review.googlesource.com/174422
    Reviewed-by: Duncan Laurie <dlaurie at chromium.org>
---
 src/soc/intel/baytrail/Kconfig | 2 ++
 1 file changed, 2 insertions(+)

diff --git a/src/soc/intel/baytrail/Kconfig b/src/soc/intel/baytrail/Kconfig
index c4585fb..eb92bf2 100644
--- a/src/soc/intel/baytrail/Kconfig
+++ b/src/soc/intel/baytrail/Kconfig
@@ -15,6 +15,7 @@ config CPU_SPECIFIC_OPTIONS
 	select COLLECT_TIMESTAMPS
 	select CPU_MICROCODE_IN_CBFS
 	select DYNAMIC_CBMEM
+	select HAVE_MONOTONIC_TIMER
 	select HAVE_SMI_HANDLER
 	select HAVE_HARD_RESET
 	select MMCONF_SUPPORT
@@ -28,6 +29,7 @@ config CPU_SPECIFIC_OPTIONS
 	select SSE2
 	select SUPPORT_CPU_UCODE_IN_CBFS
 	select TSC_CONSTANT_RATE
+	select TSC_MONOTONIC_TIMER
 	select TSC_SYNC_MFENCE
 	select UDELAY_TSC
 



More information about the coreboot-gerrit mailing list