[coreboot-gerrit] Patch set updated for coreboot: b174d42 baytrail: Add defines and functions for GPNCORE
Marc Jones (marc.jones@se-eng.com)
gerrit at coreboot.org
Tue Dec 30 06:04:09 CET 2014
Marc Jones (marc.jones at se-eng.com) just uploaded a new patch set to gerrit, which you can find at http://review.coreboot.org/7892
-gerrit
commit b174d42ff6d8c9dfdd4d4c964ea3e2c6b0714965
Author: Kein Yuan <kein.yuan at intel.com>
Date: Thu May 1 18:57:11 2014 -0700
baytrail: Add defines and functions for GPNCORE
BUG=chrome-os-partner:25159
BRANCH=firmware-rambi-5216.B
TEST=Build pass for Rambi
Original-Change-Id: I049f9254fe25aabf13d891579444bba2cfcf68c5
Original-Change-Id: Ib7c814660262e2507813ee5970190f98530dfe5e
Original-Signed-off-by: Kein Yuan <kein.yuan at intel.com>
Original-Reviewed-on: https://chromium-review.googlesource.com/197984
Original-Reviewed-by: Aaron Durbin <adurbin at chromium.org>
Original-Commit-Queue: Shawn Nematbakhsh <shawnn at chromium.org>
Original-Tested-by: Shawn Nematbakhsh <shawnn at chromium.org>
(cherry picked from commit dd05055f2f74fc0e4875733c0e5dedcbae302bfa)
Signed-off-by: Marc Jones <marc.jones at se-eng.com>
Change-Id: Iee01407a73bec420ab47d07524a3f1fd0f4d9817
---
src/soc/intel/baytrail/baytrail/gpio.h | 17 +++++++++++++++++
1 file changed, 17 insertions(+)
diff --git a/src/soc/intel/baytrail/baytrail/gpio.h b/src/soc/intel/baytrail/baytrail/gpio.h
index 09e45a1..741f3e9 100644
--- a/src/soc/intel/baytrail/baytrail/gpio.h
+++ b/src/soc/intel/baytrail/baytrail/gpio.h
@@ -344,6 +344,23 @@ struct soc_gpio_config* mainboard_get_gpios(void);
#define UART_TXD_PAD 83
#define PCU_SMB_CLK_PAD 88
#define PCU_SMB_DATA_PAD 90
+#define SOC_DDI1_VDDEN_PAD 16
+
+static inline unsigned int ncore_pconf0(int pad_num)
+{
+ return GPNCORE_PAD_BASE + pad_num * 16;
+}
+
+static inline void ncore_select_func(int pad, int func)
+{
+ uint32_t reg;
+ uint32_t pconf0_addr = ncore_pconf0(pad);
+
+ reg = read32(pconf0_addr);
+ reg &= ~0x7;
+ reg |= func & 0x7;
+ write32(pconf0_addr, reg);
+}
static inline unsigned int score_pconf0(int pad_num)
{
More information about the coreboot-gerrit
mailing list