[coreboot-gerrit] Patch merged into coreboot/master: cf18c85 ck804: hide IOAPIC base address in PCI_BASE_ADDRESS_1
gerrit at coreboot.org
gerrit at coreboot.org
Mon Oct 14 02:22:08 CEST 2013
the following patch was just integrated into master:
commit cf18c856aafaaa2a7e5eaebf64a2d5c647e590e8
Author: Jonathan A. Kollasch <jakllsch at kollasch.net>
Date: Fri Oct 11 16:14:18 2013 -0500
ck804: hide IOAPIC base address in PCI_BASE_ADDRESS_1
Linux unhelpfully "fixes" the value in PCI_BASE_ADDRESS_1 when it is
0xfec00000 (that is, outside the range of bus 0 address space). This
causes IOAPIC interrupts to fail to work under Linux. This issue was
originally unnoticed by me when testing as sanity checking such as
this is not done by NetBSD.
Hiding the IOAPIC BAR is done by the OEM BIOS on the ck804 boards I've
checked.
Change-Id: I736db163750f709d68c988fac075597a50b29ab7
Signed-off-by: Jonathan A. Kollasch <jakllsch at kollasch.net>
Reviewed-on: http://review.coreboot.org/3963
Tested-by: build bot (Jenkins)
Reviewed-by: Ronald G. Minnich <rminnich at gmail.com>
See http://review.coreboot.org/3963 for details.
-gerrit
More information about the coreboot-gerrit
mailing list