[coreboot-gerrit] Patch set updated for coreboot: 743d55f intel/i5000: Remove unused copy of udelay.c
Nico Huber (nico.huber@secunet.com)
gerrit at coreboot.org
Fri May 17 16:01:41 CEST 2013
Nico Huber (nico.huber at secunet.com) just uploaded a new patch set to gerrit, which you can find at http://review.coreboot.org/3219
-gerrit
commit 743d55fd878811d38528a746fb375a5aa1acf794
Author: Nico Huber <nico.huber at secunet.com>
Date: Fri May 17 15:58:35 2013 +0200
intel/i5000: Remove unused copy of udelay.c
It's a copy from i945 and looks like not beeing included in a build at
all.
Change-Id: I5c113bb0b2fed7b93feb3dcb1b5d962e1442963a
Signed-off-by: Nico Huber <nico.huber at secunet.com>
---
src/northbridge/intel/i5000/udelay.c | 85 ------------------------------------
1 file changed, 85 deletions(-)
diff --git a/src/northbridge/intel/i5000/udelay.c b/src/northbridge/intel/i5000/udelay.c
deleted file mode 100644
index ce4c7b3..0000000
--- a/src/northbridge/intel/i5000/udelay.c
+++ /dev/null
@@ -1,85 +0,0 @@
-/*
- * This file is part of the coreboot project.
- *
- * Copyright (C) 2007-2008 coresystems GmbH
- *
- * This program is free software; you can redistribute it and/or modify
- * it under the terms of the GNU General Public License as published by
- * the Free Software Foundation; version 2 of the License.
- *
- * This program is distributed in the hope that it will be useful,
- * but WITHOUT ANY WARRANTY; without even the implied warranty of
- * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
- * GNU General Public License for more details.
- *
- * You should have received a copy of the GNU General Public License
- * along with this program; if not, write to the Free Software
- * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
- */
-
-#include <delay.h>
-#include <stdint.h>
-#include <cpu/x86/tsc.h>
-#include <cpu/x86/msr.h>
-#include <cpu/intel/speedstep.h>
-
-/**
- * Intel Core(tm) cpus always run the TSC at the maximum possible CPU clock
- */
-
-void udelay(u32 us)
-{
- u32 dword;
- tsc_t tsc, tsc1, tscd;
- msr_t msr;
- u32 fsb = 0, divisor;
- u32 d; /* ticks per us */
- u32 dn = 0x1000000 / 2; /* how many us before we need to use hi */
-
- msr = rdmsr(MSR_FSB_FREQ);
- switch (msr.lo & 0x07) {
- case 5:
- fsb = 400;
- break;
- case 1:
- fsb = 533;
- break;
- case 3:
- fsb = 667;
- break;
- case 2:
- fsb = 800;
- break;
- case 0:
- fsb = 1067;
- break;
- case 4:
- fsb = 1333;
- break;
- case 6:
- fsb = 1600;
- break;
- }
-
- msr = rdmsr(0x198);
- divisor = (msr.hi >> 8) & 0x1f;
-
- d = fsb * divisor;
-
- tscd.hi = us / dn;
- tscd.lo = (us - tscd.hi * dn) * d;
-
- tsc1 = rdtsc();
- dword = tsc1.lo + tscd.lo;
- if ((dword < tsc1.lo) || (dword < tscd.lo)) {
- tsc1.hi++;
- }
- tsc1.lo = dword;
- tsc1.hi += tscd.hi;
-
- tsc = rdtsc();
-
- do {
- tsc = rdtsc();
- } while ((tsc.hi < tsc1.hi) || ((tsc.hi == tsc1.hi) && (tsc.lo < tsc1.lo)));
-}
More information about the coreboot-gerrit
mailing list