[coreboot-gerrit] New patch to review for coreboot: 76c51a8 falco: Enable RTD2132 spread spectrum at 1.0%

Stefan Reinauer (stefan.reinauer@coreboot.org) gerrit at coreboot.org
Tue Dec 3 22:20:04 CET 2013


Stefan Reinauer (stefan.reinauer at coreboot.org) just uploaded a new patch set to gerrit, which you can find at http://review.coreboot.org/4366

-gerrit

commit 76c51a8fba70162c74c5f5008ee850e829917072
Author: Duncan Laurie <dlaurie at chromium.org>
Date:   Mon Jul 15 09:13:04 2013 -0700

    falco: Enable RTD2132 spread spectrum at 1.0%
    
    This may need further tuning but will start at 1.0%.
    
    boot on falco and check /sys/firmware/log
    
    localhost ~ # grep RTD2132 /sys/firmware/log
    RTD2132: Enable 1.0% Spread Spectrum
    I2C: 01:35 (Realtek RTD2132 LVDS Bridge)
    
    Change-Id: I96e1c14dbc6a7bfaf1c8deb1806c48bf2fd3e32a
    Signed-off-by: Duncan Laurie <dlaurie at chromium.org>
    Reviewed-on: https://gerrit.chromium.org/gerrit/61895
---
 src/mainboard/google/falco/Kconfig       | 1 +
 src/mainboard/google/falco/devicetree.cb | 8 +++++++-
 2 files changed, 8 insertions(+), 1 deletion(-)

diff --git a/src/mainboard/google/falco/Kconfig b/src/mainboard/google/falco/Kconfig
index e3663de..b372c47 100644
--- a/src/mainboard/google/falco/Kconfig
+++ b/src/mainboard/google/falco/Kconfig
@@ -21,6 +21,7 @@ config BOARD_SPECIFIC_OPTIONS # dummy
 	select CACHE_ROM
 	select MARK_GRAPHICS_MEM_WRCOMB
 	select MONOTONIC_TIMER_MSR
+	select DRIVERS_I2C_RTD2132
 
 config VBOOT_RAMSTAGE_INDEX
 	hex
diff --git a/src/mainboard/google/falco/devicetree.cb b/src/mainboard/google/falco/devicetree.cb
index cdd5a2e..f5a40e1 100644
--- a/src/mainboard/google/falco/devicetree.cb
+++ b/src/mainboard/google/falco/devicetree.cb
@@ -108,7 +108,13 @@ chip northbridge/intel/haswell
 				end
 			end # LPC bridge
 			device pci 1f.2 on end # SATA Controller
-			device pci 1f.3 on end # SMBus
+			device pci 1f.3 on # SMBus
+				chip drivers/i2c/rtd2132
+					# Enable Spread Sprectrum at 1.0%
+					register "sscg_percent" = "0x10"
+					device i2c 35 on end
+				end
+			end
 			device pci 1f.6 on end # Thermal
 		end
 	end



More information about the coreboot-gerrit mailing list