Would happen to know which linux driver handles this interrupt?
Also, do you know where is this "correct handshake" described? It seems
that once bit 1 is set it can only be cleared by the reset.
On Sat, Feb 9, 2013 at 5:34 PM, Andrew Goodbody <ajg4tadpole(a)gmail.com>wrote;wrote:
On 08/02/13 23:47, Rich Futyma wrote:
Does anyone know why bit 0 in the BIOS Control
register cannot be set
Intel® X79 Express Chipset. This is what I get when running:
flashrom -r /tmp/bios.rom -p internal or flashrom -w xx.rom -p internal
*Warning: Setting Bios Control at 0xdc from 0x2a to 0x0b on X79 failed.*
*New value is 0x2a.*
You can see that bit 1 is already set. This will generate an SMI when you
attempt to set bit 0. There will be SMM code that will reset bit 0 if you
have not performed the correct handshake beforehand. This is a protection
mechanism to prevent unauthorised modification of the BIOS.
This e-mail message and any attachments thereto, is intended only for use by the
addressee(s) named herein and may contain legally privileged and/or confidential
information. If you are not the intended recipient of this e-mail message, you are hereby
notified that any dissemination, distribution or copying of this e-mail message, and any
attachments thereto, is strictly prohibited. If you have received this e-mail message in
error, please immediately notify the sender and permanently delete the original and any
copies of this email and any prints thereof.
ABSENT AN EXPRESS STATEMENT TO THE CONTRARY HEREINABOVE, THIS E-MAIL IS NOT INTENDED AS A
SUBSTITUTE FOR A WRITING. Notwithstanding the Uniform Electronic Transactions Act or the
applicability of any other law of similar substance and effect, absent an express
statement to the contrary hereinabove, this e-mail message its contents, and any
attachments hereto are not intended to represent an offer or acceptance to enter into a
contract and are not otherwise intended to bind the sender, Sanmina Corporation (or any of
its subsidiaries), or any other person or entity.