Tristan Corrick has uploaded this change for review.

View Change

chipset_enable.c: Mark Intel C224 as DEP

Tested on a Supermicro X10SLM+-F. The flash chip has been read, written,
and erased many times without issue. Most boards with this chipset will
have the ME region locked, hence the selection of DEP.

Change-Id: I25126b94e691289a7b29dd81d5c864854a4e0245
Signed-off-by: Tristan Corrick <tristan@corrick.kiwi>
---
M chipset_enable.c
1 file changed, 1 insertion(+), 1 deletion(-)

git pull ssh://review.coreboot.org:29418/flashrom refs/changes/61/30361/1

diff --git a/chipset_enable.c b/chipset_enable.c
index c1639a6..90e5a60 100644
--- a/chipset_enable.c
+++ b/chipset_enable.c
@@ -1841,7 +1841,7 @@
 	{0x8086, 0x8c51, NT,  "Intel", "Lynx Point",			enable_flash_pch8},
 	{0x8086, 0x8c52, NT,  "Intel", "C222",				enable_flash_pch8},
 	{0x8086, 0x8c53, NT,  "Intel", "Lynx Point",			enable_flash_pch8},
-	{0x8086, 0x8c54, NT,  "Intel", "C224",				enable_flash_pch8},
+	{0x8086, 0x8c54, DEP, "Intel", "C224",				enable_flash_pch8},
 	{0x8086, 0x8c55, NT,  "Intel", "Lynx Point",			enable_flash_pch8},
 	{0x8086, 0x8c56, NT,  "Intel", "C226",				enable_flash_pch8},
 	{0x8086, 0x8c57, NT,  "Intel", "Lynx Point",			enable_flash_pch8},

To view, visit change 30361. To unsubscribe, or for help writing mail filters, visit settings.