Attention is currently required from: Sam McNally, Rizwan Qureshi, Edward O'Callaghan, Angel Pons.

View Change

2 comments:

• File chipset_enable.c:

  • Patch Set #10, Line 2152:

    Looks like it's aligned properly on my computer.

    Ack

  • Patch Set #10, Line 2154: {0x8086, 0x7aa4, B_S, DEP, "Intel", "Alder Lake-S", enable_flash_pch600},

    Have all three PCH types been tested?

    I think we can drop ADL-S, I will pick the task of removing ADL-S from common code and SoC code if any.

    for ADL-P, we have Brya and for ADL-N, we have Nissa to test on.

To view, visit change 62251. To unsubscribe, or for help writing mail filters, visit settings.