Attention is currently required from: DZ, Nikolai Artemiev, Stefan Reinauer.
View Change
3 comments:
File flashchips.c:
Patch Set #1, Line 9283: OTP: 64B total
I know it was like this before, but datasheets for both chips say 4k-bit secured OTP, so seems like it was wrong before. It should be 512B
Patch Set #1, Line 9284: FEATURE_CFGR
None of datasheets have configuration register?
Patch Set #1, Line 9313: .tb = {CONFIG, 3, OTP}
Same as above, none of datasheets have configuration register
To view, visit change 81835. To unsubscribe, or for help writing mail filters, visit settings.
Gerrit-Project: flashrom
Gerrit-Branch: main
Gerrit-Change-Id: I415e2d6c89d3d59ba44e22753001c6f69421c39d
Gerrit-Change-Number: 81835
Gerrit-PatchSet: 1
Gerrit-Owner: DZ <danielzhang@mxic.com.cn>
Gerrit-Reviewer: Anastasia Klimchuk <aklm@chromium.org>
Gerrit-Reviewer: Nikolai Artemiev <nartemiev@google.com>
Gerrit-Reviewer: Stefan Reinauer <stefan.reinauer@coreboot.org>
Gerrit-Reviewer: build bot (Jenkins) <no-reply@coreboot.org>
Gerrit-Attention: DZ <danielzhang@mxic.com.cn>
Gerrit-Attention: Stefan Reinauer <stefan.reinauer@coreboot.org>
Gerrit-Attention: Nikolai Artemiev <nartemiev@google.com>
Gerrit-Comment-Date: Sat, 13 Apr 2024 07:55:38 +0000
Gerrit-HasComments: Yes
Gerrit-Has-Labels: No
Gerrit-MessageType: comment