Patch Set 2:

(9 comments)

Needs many fixes and retesting I guess.

Marked the chips as untested because of this.

View Change

10 comments:

• File flashchips.h:

  • Patch Set #2, Line 609:

    The chip doesn't support the three byte RDID, 0x62 is just the […]

    Cut to 0x1D

  • Patch Set #2, Line 610: #define SANYO_LE25FW406 0x07 /* RES2 */

    same here, I guess

    Cut to 0x44

  • Patch Set #2, Line 611: #define SANYO_LE25FW418A 0x10 /* RES2 and some weird 1 byte RDID variant */

    0x0612 please

    Zero-extended

• File flashchips.c:

  • Patch Set #2, Line 11628: {

    datasheet suggests res2

    Done

  • Patch Set #2, Line 11632: .manufacture_id = PMC_ID_NOPREFIX,

    The datasheet I'm reading suggests 4KiB sectors... wrote a mail.

    Any news?

  • Patch Set #2, Line 11649: .eraseblocks = { {64 * 1024, 1} },

    missing tab

    Done

  • Patch Set #2, Line 11656: },

    datasheet suggests WRSR_WREN

    Done

  • Patch Set #2, Line 11658: {

    same here

    Done

  • Patch Set #2, Line 11673:

    				.eraseblocks = { {4 * 1024, 64} },
    				.block_erase = erase_sector_jedec,
    

    Datasheet suggests the same register layout as for 106B?

    Done

  • Patch Set #2, Line 11685: .read = read_memmapped,

    Judging from the similarity to the 25FU406C id (0x0612 / 0x0613), […]

    Done

To view, visit change 28813. To unsubscribe, or for help writing mail filters, visit settings.