Anil Kumar K has uploaded this change for review.

View Change

chipset_enable.c: Add Ids for recent Intel chipsets

- Skylake, Lewisburg, Geminilake, Cannonlake, Icelake, Jasperlake,
Tigerlake and Alderlake

Signed-off-by: Anil Kumar <anil.kumar.k@intel.com>
Change-Id: Iff387076567e639485ac15c25c1bcc8c37a07037
---
M chipset_enable.c
1 file changed, 9 insertions(+), 0 deletions(-)

git pull ssh://review.coreboot.org:29418/flashrom refs/changes/60/57560/1

diff --git a/chipset_enable.c b/chipset_enable.c
index 110d7a9..b8465ad 100644
--- a/chipset_enable.c
+++ b/chipset_enable.c
@@ -2015,6 +2015,15 @@
 	{0x8086, 0x9cc7, B_FS,   NT,  "Intel", "Broadwell Y Premium",		enable_flash_pch9_lp},
 	{0x8086, 0x9cc9, B_FS,   NT,  "Intel", "Broadwell Y Base",		enable_flash_pch9_lp},
 	{0x8086, 0x9ccb, B_FS,   NT,  "Intel", "Broadwell H",			enable_flash_pch9},
+	{0x8086, 0x9d24, B_FS,   OK, "Intel", "Skylake",			enable_flash_pch100},
+	{0x8086, 0xa224, B_FS,   OK, "Intel", "Lewisburg",			enable_flash_pch100},
+	{0x8086, 0x31f0, B_FS,    OK, "Intel", "Geminilake",			enable_flash_apl},
+	{0x8086, 0x9da4, B_FS,    OK, "Intel", "Cannonlake",			enable_flash_pch100},
+	{0x8086, 0x34a4, B_FS,    OK, "Intel", "Icelake",			enable_flash_pch100},
+	{0x8086, 0x4da4, B_FS,    OK, "Intel", "Jasperlake",			enable_flash_pch100},
+	{0x8086, 0xa0a4, B_FS,    OK, "Intel", "Tigerlake",			enable_flash_pch100},
+	{0x8086, 0x7aa4, B_FS,     OK, "Intel", "Alderlake-S",			enable_flash_pch100},
+	{0x8086, 0x51a4, B_FS,     OK, "Intel", "Alderlake-P / M",	        enable_flash_pch100},
 	{0x8086, 0x9d41, B_S,    NT,  "Intel", "Skylake / Kaby Lake Sample",	enable_flash_pch100},
 	{0x8086, 0x9d43, B_S,    NT,  "Intel", "Skylake U Base",		enable_flash_pch100},
 	{0x8086, 0x9d46, B_S,    NT,  "Intel", "Skylake Y Premium",		enable_flash_pch100},

To view, visit change 57560. To unsubscribe, or for help writing mail filters, visit settings.