[LinuxBIOS] Cache as ram on VIA C3/C7 cpu

I am trying to implement CAR on VIA C3 / C7 cpu. 
After DRAM initialization, resetting the CACHE and switching the stack to DRAM, the system will hang. How can i do? Any suggestions?
 
VIA C3/C7 cpu
64k L1 Data Cache, 64K L1 Instruction Cache
128K L2 Cache with 32-way set associativity
 
Thanks
 

-------------------------------------------------------------------
惠普dc5750高性能低功耗( http://ad4.sina.com.cn/sina/limeng3/mail_zhuiyu/2006/mail_zhuiyu_20061016.ht... )

===================================================================
注册新浪2G免费邮箱（ http://mail.sina.com.cn/chooseMode.html ）

[Stefan Reinauer]

Hi,

side note: could you try sending emails in ascii or utf8? It is hard for
many on this list to read this mail otherwise..
> I am trying to implement CAR on VIA C3 / C7 cpu.

good!
> After DRAM initialization, resetting the CACHE and switching the stack
> to DRAM, the system will hang. How can i do? Any suggestions?

Is there any code we can look at? It is hard to guess the right 
solution without knowing how you do it.. ;-)  

-- 
coresystems GmbH • Brahmsstr. 16 • D-79104 Freiburg i. Br.
      Tel.: [phone] • Fax: [phone]
Email: [e-mail]  • http://www.coresystems.de/