Re: [coreboot] [FILO] EPIA-NL/CN400 Port.... FILO Booting kernel, init probs

[Rudolf Marek]

-----BEGIN PGP SIGNED MESSAGE-----
Hash: SHA1

Harrison, Jon (SELEX GALILEO, UK) wrote:
> Hi Folks,
>
> I've added initial ACPI support to my EPIA-NL/CN400 Port.

Hmm pity is that it is not here so mine help is limited.
> I think the issues are concerned with the South Bridge Init (VT8237R), There
> a bunch of USB UHCI problems reported and then the boot hangs
> configuring/mounting sda1

Perhaps it seems that PCI routing does not work. Does the CPU lacks APIC? I
think PIC only mode needs some tuning to PCI router.

I dont know how you have done the LNKA etc devices in ACPI but you need to
change the 0x55-0x57 in SB to reflect current settings.

You will need to implement _CRS and _SRS for that. Also there is some in kernel
quirk that IRQ routing (non APIC) works only if the 0x3c is written with right
value. Kernel will fix that.

OperationRegion (SREG, PCI_Config, Zero, ...
                Field (SREG, ByteAcc, NoLock, Preserve)
                {
                    Offset (0x55),.
                        ,   4,.
                    PIRA,   4,.
                    PIRB,   4,.
                    PIRC,   4,.

and then for LNKA for example:

_SRS will need to parse the the IRQ resource from OS, which is stored as bitmap.
Using findsetright bit/dec create a IRQ nr and store it in the PIRA ;)

Something could be taken from amd8111_pic.asl

Second possibility would be to create a PIR table and store the right routing
values in the SB init code + ECLR should be modified. I never finished this code
for VT8237R. Check VT8235 vt8235_lpc.c for details pci_routing_fixup.

Rudolf
-----BEGIN PGP SIGNATURE-----
Version: GnuPG v1.4.9 (GNU/Linux)
Comment: Using GnuPG with Mozilla - http://enigmail.mozdev.org

iEYEARECAAYFAkpc+T8ACgkQ3J9wPJqZRNWbbQCfe1Ap+C9XfR1tHsSGSfnw2uO0
dt4An0H9c7TfPhlxC5TkYWXdhVSnpJ3x
=NWPg
-----END PGP SIGNATURE-----

[FILO] EPIA-NL/CN400 Port.... FILO Booting kernel, init probs

[Harrison, Jon (SELEX GALILEO, UK)]

Hi Rudolf,

Thanks for the help.

I've been going for the second approach i.e. _PRT in dsdt.

I think I'd missed the need for messing with the LPC setup to fix the
routing.

I'll look at the VT8235 code as, I'm basing my work on the EPIA-M which
uses _PRT and the VT8235.

Thanks,
Jon

-----Original Message-----
From: Rudolf Marek [mailto:[e-mail]] 
Sent: 14 July 2009 22:32
To: Harrison, Jon (SELEX GALILEO, UK)
Cc: [e-mail]
Subject: Re: [coreboot] [FILO] EPIA-NL/CN400 Port.... FILO Booting
kernel, init probs

*** WARNING ***

This message has originated outside your organisation,
  either from an external partner or the Global Internet. 
      Keep this in mind if you answer this message.

-----BEGIN PGP SIGNED MESSAGE-----
Hash: SHA1

Harrison, Jon (SELEX GALILEO, UK) wrote:
> Hi Folks,
>
> I've added initial ACPI support to my EPIA-NL/CN400 Port.

Hmm pity is that it is not here so mine help is limited.
> I think the issues are concerned with the South Bridge Init (VT8237R),

There
> a bunch of USB UHCI problems reported and then the boot hangs
> configuring/mounting sda1

Perhaps it seems that PCI routing does not work. Does the CPU lacks
APIC? I
think PIC only mode needs some tuning to PCI router.

I dont know how you have done the LNKA etc devices in ACPI but you need
to
change the 0x55-0x57 in SB to reflect current settings.

You will need to implement _CRS and _SRS for that. Also there is some in
kernel
quirk that IRQ routing (non APIC) works only if the 0x3c is written with
right
value. Kernel will fix that.

OperationRegion (SREG, PCI_Config, Zero, ...
                Field (SREG, ByteAcc, NoLock, Preserve)
                {
                    Offset (0x55),.
                        ,   4,.
                    PIRA,   4,.
                    PIRB,   4,.
                    PIRC,   4,.

and then for LNKA for example:

_SRS will need to parse the the IRQ resource from OS, which is stored as
bitmap.
Using findsetright bit/dec create a IRQ nr and store it in the PIRA ;)

Something could be taken from amd8111_pic.asl

Second possibility would be to create a PIR table and store the right
routing
values in the SB init code + ECLR should be modified. I never finished
this code
for VT8237R. Check VT8235 vt8235_lpc.c for details pci_routing_fixup.

Rudolf
-----BEGIN PGP SIGNATURE-----
Version: GnuPG v1.4.9 (GNU/Linux)
Comment: Using GnuPG with Mozilla - http://enigmail.mozdev.org

iEYEARECAAYFAkpc+T8ACgkQ3J9wPJqZRNWbbQCfe1Ap+C9XfR1tHsSGSfnw2uO0
dt4An0H9c7TfPhlxC5TkYWXdhVSnpJ3x
=NWPg
-----END PGP SIGNATURE-----

SELEX Sensors and Airborne Systems Limited
Registered Office: Sigma House, Christopher Martin Road, Basildon, Essex SS14 3EL
A company registered in England & Wales.  Company no. 02426132
********************************************************************
This email and any attachments are confidential to the intended
recipient and may also be privileged. If you are not the intended
recipient please delete it from your system and notify the sender.
You should not copy it or use it for any purpose nor disclose or
distribute its contents to any other person.
********************************************************************