the superio part should placed under the LCP bridge. for your mainboard, it should under " device pci 1f.0 on end # LPC bridge " add the superio things like: " device pci 1f.0 on end # LPC bridge chip superio/winbond/w83627hf device pnp 2e.0 on # Floppy io 0x60 = 0x3f0 irq 0x70 = 6 drq 0x74 = 2 end
"
Best wishes QingPei Wang Phone: 86+018930528086
2011/10/17 Alp Eren Köse alperenkose@buyutech.com.tr
Hi all,
I can't get serial output from the board I am trying to put coreboot on, so I am not able to go any further to see whats going on..
The board has a Winbond W83627HF/F/HG/G (id=0x52, rev=0x41) at 0x2e.
I couldn't figure out where to put the "chip superio/winbond/w83627hf" section in the "devicetree.cb" file layout? Could someone please explain the devicetree.cb file structure? or point a way?
The "lspci -tvnn" output and my modified "devicetree.cb" file are at the attachment.
Thanks in advance, Alp
-- coreboot mailing list: coreboot@coreboot.org http://www.coreboot.org/mailman/listinfo/coreboot