Felix, thank you very much - this is exactly what I needed! Also now
found a "51192_Bolton_FCH_RRG.pdf" with slightly newer (but similar)
Dear friends, thank you so much for your kind help! Now this important
work is completed for G505S
and you're welcome to take a look at
Maybe we can fix the IRQs for some other AMD fam15h boards in a similar way.
On Wed, Nov 18, 2020 at 2:14 AM Felix Held <felix-coreboot(a)felixheld.de> wrote:
> Hi Mike!
> The PIRQ_MISC registers in the indirect I/O address space with 0xc00
> being the index register aren't IRQ numbers; those configuration bits.
> To get an idea, have a look at the interrupt routing register chapter of
> for example AMD publication number 45482 . Not sure if that's the
> exact one you'll need, but it should be a good starting point.
>  https://www.amd.com/system/files/TechDocs/45482.pdf
> coreboot mailing list -- coreboot(a)coreboot.org
> To unsubscribe send an email to coreboot-leave(a)coreboot.org