Our design is similar to RVP except that we have PIC32 instead of EC and we have RAM soldered on board. So power sequences and other settings are controlled by PIC32. The only changes I did are putting appropriate spd binary and changing spd read type. I added log as attachment. I am building full spi image with Intel Fit Tool. 

We tested our board with this configuration with another open source bios, Slimbootloader and were able to boot OS.

On Salı, Mart 28, 2023, 8:41 ÖS, Maximilian Brune <maximilian.brune@9elements.com> wrote:

What do you mean by "microcontroller"? ME? EC?
Does it work on the reference BIOS?
Which EC Firmware are you using?

Am Di., 28. März 2023 um 16:00 Uhr schrieb Paul Menzel <pmenzel@molgen.mpg.de>:

Dear Cagatay,


Welcome to coreboot!

Am 28.03.23 um 15:49 schrieb cagatay bagci via coreboot:
> We have a custom CFL board that resembles CFL RVP-11. I compiled the
> code and flashed it and it started booting without problem. However
> after global reset, it stucks at S5 and S5 signal asserts low.
> Because of that, microcontroller does not power up the system. What
> might be the problem?
>
> Log is ending here:
>
> [INFO ]  Done allocating resources.
> [DEBUG]  BS: BS_DEV_RESOURCES run times (exec / console): 3 / 75 ms
> [DEBUG]  GLOBAL RESET!
> [INFO ]  global_reset() called!
> [DEBUG]  HECI: Global Reset(Type:1) Command

Please attach the full log – also formatted to not have the console
control sequences in it. Just to be sure, you are running unmodified
code? If not, please point to the changes you did.


Kind regards,

Paul
_______________________________________________
coreboot mailing list -- coreboot@coreboot.org
To unsubscribe send an email to coreboot-leave@coreboot.org
_______________________________________________
coreboot mailing list -- coreboot@coreboot.org
To unsubscribe send an email to coreboot-leave@coreboot.org