Re: [coreboot] SPD CRC failed

[Michael Gerlach]

-----BEGIN PGP SIGNED MESSAGE-----
Hash: SHA1

Hi!

I added debug statements (http://pastebin.com/iSFstXmv) and realized
that the calculated checksum is 0..

CLC_CRC : 0
SPD_CRC : ce66

Furthermore I had a look at src/device/dram/ddr3.c line 155 - The
capacity is given with 4GB (as you see in the log) but the
dram_print_spd_ddr3 output from dimm->size_mb is 8192MB O_o

The first log was from a quite out-dated build - I reseted on
4679c41db292b80ce51c7d923e2f22258145522b..

- -> http://pastebin.com/Xxq0Lwyp


Best regards,

n3ph


On 05/20/15 21:03, Timothy Pearson wrote:
  On 05/20/2015 12:46 PM, Michael Gerlach wrote:
  -----BEGIN PGP SIGNED MESSAGE----- Hash: SHA1
 
 I guess this check is done by Lenovo BIOS in a different way? 
 Because this board+ram has no problems booting with vendor 
 BIOS...
 
 Unfortunately I do not have any other DDR3 modules to test.
 
 
 Best regards,
 
 n3ph
 
 It is possible the vendor BIOS ignores the checksum.  Is there any 
 way to get a dump of the SPD contents while running Linux (e.g. via
 decode-dimms)?

- -- 
Bitte benutzt GPG: http://de.wikipedia.org/wiki/GNU_Privacy_Guard



-----BEGIN PGP SIGNATURE-----
Version: GnuPG v2

iQEcBAEBAgAGBQJVXOruAAoJEE1l5S41evqaRL4IAKCRiTtquLEQLtNhPsuMeKhx
pC0Jk+p3TKJO7CelC8va/JY8P9TSwVLrgUglbbOMP5N/ufS4p4Vdeh06gzsQ6Rrl
oO0XZKOy7wDlxUfgM16uxTvOCwtvqozcSReT1QQ4zMBAIujCL5wig5eMW+qdTeyI
QjJSS2HmLXS3cZZDoE8qZGZ8ZEVBwt73q93Be5rxM6svagO7Et040dMSUDYMosd8
xi1iZZOgyiScq5375dSI/MX0bAGp2+lm1wbNZK9nULybttewDOSBcX0+mU1+jBnk
TPXNGeNWHlFBMJesyXEJwUCB9fXLj/RMucuYITr6SMPTLoDX6K2yd59Qe95aErk=
=wsZb
-----END PGP SIGNATURE-----