Hello, Upon further inspection, I cannot find any reference to the SERVICE_MODE jumper on Dell's website, only the two you mentioned, RTCRST and PSWD. It appears it may only be present on the mid tower form factor model of the Dell OptiPlex 7010, on which, it is directly under the PCI-e x16 (wired as x4) slot, to the left of INT_USB. A photo with the jumper circled in yellow has been made available for clarity here: https://imgur.com/a/Bn0yuin I heard from a post on a public forum ( https://www.bios-mods.com/forum/Thread-PSA-Dell-Service-Mode-jumper-on-Optip...) that the service mode jumper would allow you to use an "auxiliary BIOS" in case the "BIOS flash" (assumed they meant the chip with the firmware on it) was damaged, however, after Jeremy's comment on the matter, I believe either that post was incorrect, or the "auxiliary" BIOS is on a different region of the same chip.
On Sat, Dec 29, 2018 at 11:35 AM Piotr Król email@example.com wrote:
-----BEGIN PGP SIGNED MESSAGE----- Hash: SHA256
On 12/29/18 4:47 PM, Jeremy Jackson wrote:
On 2018-12-29 10:39 a.m., Kumonie Williams wrote:
Hi Kumonie, Jeremy, adding Paul and Lynxis to CC as they were initial contributors of change s.
Though, I do have a question I was hoping you'd be able to answer: The Dell OptiPlex 7010 has a service mode jumper, and, from my understanding, two ROM chips for two firmware images, the primary one used when the service mode jumper is not set, and the secondary one used when the service mode jumper has been set, with an immutable firmware image. My question is, given I only have one PC at the moment, my OptiPlex 7010, if I, say, flash a coreboot image that won't boot, would it be possible for me to simply set the service mode jumper from that point to safely use the second ROM chip? If so, it would make testing much easier.
FYI, I have a 7010 that I bricked doing a Dell firmware update. The jumper didn't help me recover (yet?). I have one other that updated successfully.
I'm not sure about what jumper you talking. There are 2 close to BIOS chips RTCRST and PSWD - neither would help directly in recover form bric k.
I took a picture of 2 chips . First seems to be SPI which contain BIOS and second I would say is storage for Dell bloatware that can run various hardware tests and display useless messages . I will insepct SOIC8 later today, but SOIC16 requires special clip which I don't have at this point.
@Paul,Lynxis, if you flashed anything on those devices please let me know if there is any special treatment.
Apparently  seems to be MX25L3206E  - which is well supported by flashrom. Second seems to MX25L6406E  - I wonder how much of that we will need - it would be great to have additional 8MB of space.
I hope to take a look at it today night - will let you know about the progress.
 https://www.instagram.com/p/Br-p_2klRVL/?utm_source=ig_web_button_share_ sheet  https://www.instagram.com/p/Br-pt8jFX5Y/?utm_source=ig_web_button_share_ sheet  https://twitter.com/pietrushnic/status/1071384206603939843  https://www.netcheif.com/Reviews/PLA5405/PDF/MX25L3206E.pdf  http://www.macronix.com/Lists/Datasheet/Attachments/7370/MX25L6406E,%203 V,%2064Mb,%20v1.9.pdf http://www.macronix.com/Lists/Datasheet/Attachments/7370/MX25L6406E,%203V,%2064Mb,%20v1.9.pdf
Piotr Król Embedded Systems Consultant https://3mdeb.com | @3mdeb_com -----BEGIN PGP SIGNATURE-----
iQIzBAEBCAAdFiEE4DCbLYWmfoRjKeNLsu5x6WeqnkwFAlwnsAkACgkQsu5x6Weq nkzcjhAAjqojKNISVasyIGSDqTLN8rCaWudrSz6+XdoN5u0ZmnbfFj72/rDn1wgu Tm1wJvmb6QYSi8gbsyIEmhRFH15DJwicWE02bSbY6uzKJzOas4LvxUV7n5XD1zJs LOjPhdJur97TOmw2iLsF3993bjQQoYqg/8iaT9aenb5bDJkocuGAwVVmrXihabos TVPBDv1lMw4jSO6/ZQyAl8JZXGIktjGiPE3X4fFJHiar8uykjBcAzgr6K6TYP+fp s0RjDnmpxet2WpJowbUiE+UEeletHy/HWSRbtTXhSWEiMFBeBcMCGsklHRqr3mSr SqiklexiaKAXHz4EMtWJ56FR66o4rOCQUOBcPGiqJi3dOvm/4bTagXA1yCrgSprl ojGcu4AdHm8NeXgz7JVh8HrR3VkM31L9iD5/xYmdD0KD1d0S73OkAw08hskYUMph LxwP9o5ITHG2gKc8OtC4o5dI5irdBmdF7gHxKjvl+KMr0LBx/4dQAJl+iFl5v/u3 SNl88WvjwQHDygLlkbBEGUNIaXexVeL6FgML1tqRIxN1GcETL3P5xPxSzbTi71RY bkYP+vD2R7nG/UuW5AKaJdM41Gc4m22xHHyFz9bjVdQXolBQE0eAQYBdaFjj57iq ljzk4HIHjirpBfaATZBFUid20eT3AMwL/SalMsi7mqJucrTIZlI= =ruqN -----END PGP SIGNATURE----- _______________________________________________ coreboot mailing list -- firstname.lastname@example.org To unsubscribe send an email to email@example.com