Change in coreboot[master]: soc/intel/tgl/pcie_rp: correct root port map

Show replies by date

Loading...
808
days inactive
808
days old

coreboot-gerrit@coreboot.org

0 comments
1 participants

Add to favorites Remove from favorites

tags (0)
participants (1)
  • Tim Wawrzynczak (Code Review)