[XS] Change in coreboot[main]: soc/intel/meteorlake: Add power limits for 4+8 28W SOC SKU

[Curtis Chen (Code Review)]

Curtis Chen has uploaded this change for review. ( https://review.coreboot.org/c/coreboot/+/78796?usp=email )

Change subject: soc/intel/meteorlake: Add power limits for 4+8 28W SOC SKU
......................................................................

soc/intel/meteorlake: Add power limits for 4+8 28W SOC SKU

This commit adds power limit settings for 4+8 15w SOC sku and renames
MTL_P_682_CORE to MTL_P_682_482_CORE since they are sharing same 28W
settings.

BUG=b:306677879
TEST=boot on rex with 4+8 SOC and power limit settings are correct

Change-Id: Icb5fc2b13e8510f89c03927439431190439a3a94
Signed-off-by: Curtis Chen 
---
M src/soc/intel/meteorlake/chip.h
M src/soc/intel/meteorlake/chipset.cb
2 files changed, 4 insertions(+), 3 deletions(-)

git pull ssh://review.coreboot.org:29418/coreboot refs/changes/96/78796/1

diff --git a/src/soc/intel/meteorlake/chip.h b/src/soc/intel/meteorlake/chip.h
index 57471b7..e860ba97 100644
--- a/src/soc/intel/meteorlake/chip.h
+++ b/src/soc/intel/meteorlake/chip.h
@@ -43,7 +43,7 @@
 /* Types of different SKUs */
 enum soc_intel_meteorlake_power_limits {
    MTL_P_282_242_CORE,
-	MTL_P_682_CORE,
+	MTL_P_682_482_CORE,
    MTL_POWER_LIMITS_COUNT
 };

@@ -61,7 +61,8 @@
 } cpuid_to_mtl[] = {
    { PCI_DID_INTEL_MTL_P_ID_5, MTL_P_282_242_CORE, TDP_15W },
    { PCI_DID_INTEL_MTL_P_ID_2, MTL_P_282_242_CORE, TDP_15W },
-	{ PCI_DID_INTEL_MTL_P_ID_1, MTL_P_682_CORE, TDP_28W },
+	{ PCI_DID_INTEL_MTL_P_ID_3, MTL_P_682_482_CORE, TDP_28W },
+	{ PCI_DID_INTEL_MTL_P_ID_1, MTL_P_682_482_CORE, TDP_28W },
 };

/* Types of display ports */
diff --git a/src/soc/intel/meteorlake/chipset.cb b/src/soc/intel/meteorlake/chipset.cb
index 4a49f22..69d0df3 100644
--- a/src/soc/intel/meteorlake/chipset.cb
+++ b/src/soc/intel/meteorlake/chipset.cb
@@ -8,7 +8,7 @@
    	.tdp_pl4 = 114,
    }"

-	register "power_limits_config[MTL_P_682_CORE]" = "{
+	register "power_limits_config[MTL_P_682_482_CORE]" = "{
    	.tdp_pl1_override = 28,
    	.tdp_pl2_override = 64,
    	.tdp_pl4 = 120,