Change in coreboot[master]: soc/intel/tgl: Replace dt `HeciEnabled` by `CSE disable` config

[Angel Pons (Code Review)]

Attention is currently required from: Felix Singer, Tim Crawford, Subrata Banik, Jeremy Soller, Tim Wawrzynczak, Nick Vaccaro, Patrick Rudolph, EricR Lai.
Angel Pons has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/60730 )

Change subject: soc/intel/tgl: Replace dt `HeciEnabled` by `CSE disable` config
......................................................................

Patch Set 2: Code-Review+1

(1 comment)

File src/soc/intel/tigerlake/smihandler.c:

https://review.coreboot.org/c/coreboot/+/60730/comment/70210cc4_825e1826 
PS2, Line 19: CONFIG(HECI_DISABLE_USING_SMM)
This is redundant because TGL selects `HECI_DISABLE_USING_SMM`. However, we can take care of this in a follow-up.