Change in coreboot[master]: cpu/intel/haswell: Allow use of TSC for the monotonic timer - coreboot-gerrit

31 Oct 2018


      Nico Huber has posted comments on this change. ( https://review.coreboot.org/29383 )
Change subject: cpu/intel/haswell: Allow use of TSC for the monotonic timer
......................................................................
Patch Set 1: Code-Review+2
(1 comment)
https://review.coreboot.org/#/c/29383/1//COMMIT_MSG
Commit Message:
https://review.coreboot.org/#/c/29383/1//COMMIT_MSG@20
PS1, Line 20: only exists on
            : Haswell-ULT CPUs
that is correct
-- 
To view, visit https://review.coreboot.org/29383
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings

Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-MessageType: comment
Gerrit-Change-Id: I31d0e801b8cc85330dcb70c3fc03670f2e677e8f
Gerrit-Change-Number: 29383
Gerrit-PatchSet: 1
Gerrit-Owner: Tristan Corrick tristan@corrick.kiwi
Gerrit-Reviewer: Nico Huber nico.h@gmx.de
Gerrit-Reviewer: build bot (Jenkins) no-reply@coreboot.org
Gerrit-Comment-Date: Wed, 31 Oct 2018 13:48:23 +0000
Gerrit-HasComments: Yes
Gerrit-HasLabels: Yes