Attention is currently required from: Jason Glenesk, Raul Rangel, ritul guru, Marshall Dawson, Zheng Bao, Felix Held.
Bao Zheng has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/51836 )
Change subject: soc/amd/picasso: Add entry for PSP NVRAM data & RPMC data
......................................................................
Patch Set 8:
(1 comment)
File src/soc/amd/picasso/fw.cfg:
https://review.coreboot.org/c/coreboot/+/51836/comment/5c67fe7e_42285acd
PS8, Line 9: PSPNVRAM_FILE
How will we access these regions without names? like RPMC/PSP_NVRAM region is read/write, when acces […]
We can access by Firmware type ID. RPMC is 0x54. PSP_NVRAM is 4.
(I dont quite understand the question and not sure if I answer the question).
--
To view, visit
https://review.coreboot.org/c/coreboot/+/51836
To unsubscribe, or for help writing mail filters, visit
https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: I0e0c9d651b7c544eabbed8acc0d26ae55960ca3f
Gerrit-Change-Number: 51836
Gerrit-PatchSet: 8
Gerrit-Owner: Bao Zheng
fishbaozi@gmail.com
Gerrit-Reviewer: Felix Held
felix-coreboot@felixheld.de
Gerrit-Reviewer: Jason Glenesk
jason.glenesk@gmail.com
Gerrit-Reviewer: Marshall Dawson
marshalldawson3rd@gmail.com
Gerrit-Reviewer: Raul Rangel
rrangel@chromium.org
Gerrit-Reviewer: Zheng Bao
Gerrit-Reviewer: build bot (Jenkins)
no-reply@coreboot.org
Gerrit-Reviewer: ritul guru
ritul.bits@gmail.com
Gerrit-CC: Paul Menzel
paulepanter@users.sourceforge.net
Gerrit-Attention: Jason Glenesk
jason.glenesk@gmail.com
Gerrit-Attention: Raul Rangel
rrangel@chromium.org
Gerrit-Attention: ritul guru
ritul.bits@gmail.com
Gerrit-Attention: Marshall Dawson
marshalldawson3rd@gmail.com
Gerrit-Attention: Zheng Bao
Gerrit-Attention: Felix Held
felix-coreboot@felixheld.de
Gerrit-Comment-Date: Thu, 01 Apr 2021 14:17:09 +0000
Gerrit-HasComments: Yes
Gerrit-Has-Labels: No
Comment-In-Reply-To: ritul guru
ritul.bits@gmail.com
Gerrit-MessageType: comment