Patch Set 3:

Patch Set 3:

is the default PCI mode? (since you're not explicitly setting it)
what are the consequences of not passing the correct mode to FSP?

Default can be PCI or ACPI, depending on values devicetree.cb.
The child devices need to operate ACPI mode when the LPSS is operating in ACPI mode. For this reason the patch is uploaded.

FSP MR2 does a check for ACPI mode and change the device mode. Supplying incorrect configuration will be corrected by FSP, but to be futher proof supply correct configuration to FSP.

By looking at the BSF file for Braswell FSP, the I2C and other LPSS devices are defined as Enable/Disable switches, so only binary configuration (0 or 1). Does it mean that that Intel did not document the ACPI mode as a 3rd option in the BSF and Integration Guide?

View Change

To view, visit change 29284. To unsubscribe, or for help writing mail filters, visit settings.

Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: Ie271d8cb9f30f0c0ba538f1530cfb82f1306fea8
Gerrit-Change-Number: 29284
Gerrit-PatchSet: 3
Gerrit-Owner: Frans Hendriks <fhendriks@eltan.com>
Gerrit-Reviewer: Aaron Durbin <adurbin@chromium.org>
Gerrit-Reviewer: Frans Hendriks <fhendriks@eltan.com>
Gerrit-Reviewer: Hannah Williams <hannah.williams@intel.com>
Gerrit-Reviewer: Michał Żygowski <michal.zygowski@3mdeb.com>
Gerrit-Reviewer: Patrick Georgi <pgeorgi@google.com>
Gerrit-Reviewer: Patrick Rudolph <siro@das-labor.org>
Gerrit-Reviewer: Paul Menzel <paulepanter@users.sourceforge.net>
Gerrit-Reviewer: Piotr Król <piotr.krol@3mdeb.com>
Gerrit-Reviewer: build bot (Jenkins) <no-reply@coreboot.org>
Gerrit-CC: Matt DeVillier <matt.devillier@gmail.com>
Gerrit-Comment-Date: Thu, 04 Apr 2019 09:34:26 +0000
Gerrit-HasComments: No
Gerrit-Has-Labels: No
Gerrit-MessageType: comment