1 comment:
File src/mainboard/intel/adlrvp/devicetree.cb:
Patch Set #2, Line 74: Enable CPU PCIE PEG Slot 1 and 2
Exactly. I don't really understand this configuration for CLKSRC3 and CLKSRC4.
There are 3 CPU PCIE port, below is CLKREQ->CLKSRC for those ports
1. PEG 0:6:0 => 0x40
2. PEG 0:1:0 => 0x41
3. PEG 0.6.2 => 0x42
To view, visit change 49136. To unsubscribe, or for help writing mail filters, visit settings.