Arthur Heymans uploaded patch set #2 to this change.

View Change

soc/intel/xeon_sp: Lock down PCI BUSx:00.0 registers

This is required for CbNT.

Change-Id: If5637eb8dd7de406b24b92100b68c5fa11c16854
Signed-off-by: Arthur Heymans <arthur@aheymans.xyz>
---
M src/soc/intel/xeon_sp/cpx/include/soc/pci_devs.h
M src/soc/intel/xeon_sp/skx/include/soc/pci_devs.h
M src/soc/intel/xeon_sp/uncore.c
3 files changed, 33 insertions(+), 0 deletions(-)

git pull ssh://review.coreboot.org:29418/coreboot refs/changes/48/47448/2

To view, visit change 47448. To unsubscribe, or for help writing mail filters, visit settings.

Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: If5637eb8dd7de406b24b92100b68c5fa11c16854
Gerrit-Change-Number: 47448
Gerrit-PatchSet: 2
Gerrit-Owner: Arthur Heymans <arthur@aheymans.xyz>
Gerrit-Reviewer: Patrick Rudolph <siro@das-labor.org>
Gerrit-CC: build bot (Jenkins) <no-reply@coreboot.org>
Gerrit-MessageType: newpatchset