Sridhar Siricilla uploaded patch set #2 to this change.

View Change

soc/intel/common: [WIP] Adds compressed RW blob to RW_A and RW_B

Signed-off-by: Sridhar Siricilla <sridhar.siricilla@intel.com>
Change-Id: Ic4a8797946284359656d3b092fc55812a3de2d37
---
M src/soc/intel/common/block/cse/Makefile.inc
1 file changed, 9 insertions(+), 0 deletions(-)

git pull ssh://review.coreboot.org:29418/coreboot refs/changes/22/44822/2

To view, visit change 44822. To unsubscribe, or for help writing mail filters, visit settings.

Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: Ic4a8797946284359656d3b092fc55812a3de2d37
Gerrit-Change-Number: 44822
Gerrit-PatchSet: 2
Gerrit-Owner: Sridhar Siricilla <sridhar.siricilla@intel.com>
Gerrit-Reviewer: Martin Roth <martinroth@google.com>
Gerrit-Reviewer: Patrick Georgi <pgeorgi@google.com>
Gerrit-Reviewer: Patrick Rudolph <siro@das-labor.org>
Gerrit-MessageType: newpatchset