Christian Walter has uploaded this change for review.

View Change

src/soc/intel/common/block/sgx: Add missing new lines

Added missing new lines to Debug Output.

Change-Id: I30f208a60661451bc0794c705113e8d19a68b0eb
Signed-off-by: Christian Walter <christian.walter@9elements.com>
---
M src/soc/intel/common/block/sgx/sgx.c
1 file changed, 2 insertions(+), 2 deletions(-)

git pull ssh://review.coreboot.org:29418/coreboot refs/changes/35/33035/1

diff --git a/src/soc/intel/common/block/sgx/sgx.c b/src/soc/intel/common/block/sgx/sgx.c
index 2d4cc53..60714d9 100644
--- a/src/soc/intel/common/block/sgx/sgx.c
+++ b/src/soc/intel/common/block/sgx/sgx.c
@@ -100,8 +100,8 @@
 		return;
 	}
 
-	printk(BIOS_INFO, "SGX: prmrr_base = 0x%llx", prmrr_base.data64);
-	printk(BIOS_INFO, "SGX: prmrr_mask = 0x%llx", prmrr_mask.data64);
+	printk(BIOS_INFO, "SGX: prmrr_base = 0x%llx\n", prmrr_base.data64);
+	printk(BIOS_INFO, "SGX: prmrr_mask = 0x%llx\n", prmrr_mask.data64);
 
 	/* Program core PRMRR MSRs.
 	 * - Set cache writeback mem attrib in PRMRR base MSR

To view, visit change 33035. To unsubscribe, or for help writing mail filters, visit settings.